DDR flash implementation with direct register access to...

Details DDR flash implementation with direct register access to... DDR flash implementation with direct register access to...

2011-08-23

2011-08-23

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711SE12008, C711S167000

Reexamination Certificate

active

08006029

ABSTRACT:
A Double Data Rate (DDR) nonvolatile memory for use with a wireless device. A host processor transfers commands and data through a DDR interface of the nonvolatile memory. The DDR nonvolatile memory implements legacy flash functions while maintaining DDR behavior.

REFERENCES:
patent: 5758113 (1998-05-01), Peet et al.
patent: 2001/0004335 (2001-06-01), Murakami
patent: 2004/0049629 (2004-03-01), Miura et al.
patent: 2005/0086553 (2005-04-01), Spencer
patent: 2005/0206420 (2005-09-01), Labrum et al.
patent: 2006/0280262 (2006-12-01), Malladi
wiseGeek, What Is DDR Ram?, Jun. 23, 2006, Conjecture Corp.

Affiliated with

Also associated with

Rating

DDR flash implementation with direct register access to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DDR flash implementation with direct register access to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DDR flash implementation with direct register access to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2788319