DC balanced error correction coding

Details DC balanced error correction coding DC balanced error correction coding

2006-09-05

2006-09-05

Dildine, R. Stephen (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S781000

Reexamination Certificate

active

07103830

ABSTRACT:
Two types of codings are integrated, instead of performing each coding independently. The two codings may be integrated by interleaving one or more acts of one coding method (e.g. data coding) between two or more acts of the other coding method (e.g. line coding). In some embodiments, partitioning of a block of data (e.g. a byte) for line coding (e.g. DC balance coding) is done prior to data coding (e.g. error correction coding). In such embodiments, the remaining acts of line coding may be performed after the data coding is completed. In one particular embodiment, an 8 bit byte is not directly used in error correction coding and instead, the 8 bit byte is initially partitioned into two sub-blocks (of 3 bits and 5 bits) as required by 8B/10B encoding (which is an example of line coding). After partitioning, the 8B/10B encoding is not continued, and instead Reed Solomon coding (which is an example of data coding) is then performed (to completion) on the individual sub-blocks (of 3 bits and 5 bits). The error correction coded sub-blocks (of 3 bits and 5 bits) are then used for the remainder of 8B/10B encoding.

REFERENCES:
patent: 4162480 (1979-07-01), Berlekamp
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5144304 (1992-09-01), McMahon et al.
patent: 5414719 (1995-05-01), Iwaki et al.
patent: 5687181 (1997-11-01), Suemura et al.
patent: 6430201 (2002-08-01), Azizoglu et al.
patent: 6654565 (2003-11-01), Kenny
patent: 2003/0202610 (2003-10-01), Terada et al.
A. X. Widmer, P.A. Franaszek, “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code”, IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, pp. 440-451.
A.N. Coles, Abstract, “A new 8B10B block code for high speed data transmission over un-shielded twisted pair channels”, Hewlett-Packard Laboratories, (believed to be before Dec. 2002), pp. 1-5.
“8b10b Macro”, V 2.0, Actel Corporation, May 2000, pp. 1-9.
Email from Jerry Hauck, dated May 8, 1997, Subject: 8B/10B bit order and CRC impact, http://www.zayante.com/p1394b/old/jh970506-8B10B-bit-order.txt, pp. 1-5.
James S. Plank, Abstract, “A Tutorial on Reed-Solomon Coding for Fault-Tolerance in RAID-like Systems”, Department of Computer Science, University of Tennessee, Feb. 19, 1999, pp. 1-19.
“Encoder / Decoder”, (believed to be before Dec. 2002), pp. 1-3, http://iram.cs.berkeley.edu/serialio/cs254/enc—dec/.
Shu Lin, Daniel J. Costello, Jr., “Error Control Coding Fundamentals and Applications”, 1983 by Prentice-Hall, Inc. Englewood Cliffs, New Jersey 07632, (ISBN 0-13-283796-X) pp. 29-32.
Stephen G. Wilson, “Digital modulation and Coding”, © 1996 by Prentice-Hall, Inc., (ISBN 7-5053-4881-7), pp. 452-453, 470-473.
IEEE standard 802.3, CSMA/CD, 1998 edition, pp. 927-940.
Stephen B. Wicker and Vijay K. Bhargava, “Reed-Solomon Codes and Their Application”, Chapter 5, IEEE Press 1994, (ISBN:0-7803-5391-9), pp. 60-107.
C. Benz, M. Gowan and K. Springer, “An Error Correcting Encoder and Decoder for a 1 Gbit/s Fiber Optic Link”, Proc. IEEE 1991, Custom Integrated Circuits Conference, 7.1.1-7.1.4, San Diego, May 1991.
K. Springer, “A Forward Error Correcting Code for Gigabit Fiber Optic Links”, Proc. SPIE—Int. Soc. Opt. Eng. (USA), vol. 1577, 1992, pp. 246-253.

Affiliated with

Also associated with

Rating

DC balanced error correction coding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DC balanced error correction coding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DC balanced error correction coding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3532300