Data writing system for EEPROM

Details Data writing system for EEPROM Data writing system for EEPROM

1988-04-15

1990-01-02

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

36518905, G11C 700

Patent

active

048917915

ABSTRACT:
A memory cell array of an EEPROM is divided into bit columns including 8192 words, each column being a unit for 8-bit access. An input data latch of 8 bits.times.32 words receives 8-bit data when data is written in the memory cell array. When the data is written in the memory cell array, a write controller permits the input data latch to receive the 8-bit data, then refers to an access ID latch to discriminate only the data received within a predetermined time by the input data latch, and writes only the received data into a predetermined divided region of the memory cell array.

REFERENCES:
patent: 4707809 (1987-11-01), Ando

Affiliated with

Also associated with

Rating

Data writing system for EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data writing system for EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data writing system for EEPROM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1388053