Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-10-22
2009-12-15
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S300000, C710S316000, C712S229000, C713S300000, C713S323000
Reexamination Certificate
active
07634609
ABSTRACT:
In a data transmission coordinating method, the computer system enters a coordinating state, and a first signal is issued from the central processing unit to the data transmission standard storage unit of the bridge chip. In response to the first signal, a second signal is issued from the data transmission standard storage unit of the bridge chip to the central processing unit to inform the central processing unit of a first operable transmission standard of the bridge chip. After the computer system exits the coordinating state, data transmission between the central processing unit and the bridge chip is performed according to the first operable transmission standard in a first condition.
REFERENCES:
patent: 6003103 (1999-12-01), Klein
patent: 6282596 (2001-08-01), Bealkowski et al.
patent: 6519670 (2003-02-01), Meiyappan
patent: 6557065 (2003-04-01), Peleg et al.
patent: 6608528 (2003-08-01), Tam et al.
patent: 6609171 (2003-08-01), Singh et al.
patent: 6963991 (2005-11-01), Hill et al.
patent: 6968418 (2005-11-01), Wollbrink et al.
patent: 6970962 (2005-11-01), Dieffenderfer et al.
patent: 7003614 (2006-02-01), Addy
patent: 7073082 (2006-07-01), Hsu
patent: 7096303 (2006-08-01), Caruk et al.
patent: 7120764 (2006-10-01), Chuang et al.
patent: 7124269 (2006-10-01), Chuang et al.
patent: 7133960 (2006-11-01), Thompson et al.
patent: 7480587 (2009-01-01), Cancel
patent: 7480808 (2009-01-01), Caruk et al.
patent: 2004/0225821 (2004-11-01), Klein et al.
patent: 2005/0093524 (2005-05-01), Hsu
patent: 2006/0095632 (2006-05-01), Lin
patent: 2006/0095633 (2006-05-01), Lin et al.
patent: 2006/0164328 (2006-07-01), Jaff
patent: 2006/0282600 (2006-12-01), Wang
patent: 2008/0263254 (2008-10-01), Su et al.
Intel 840 Chipset: 82840 Memory Controller Hub (MCH), available at http://download.intel.com/design/chipsets/datashts/29802002.pdf. Sep. 2000—166 pages.
Intel 845 Chipset: 82845 Memory Controller Hub (MCH) for DDR, available at http://download.intel.com/design/chipsets/datashts/29860401.pdf. Jan. 2002—148 pages.
Kirton & McConkie
Misiura Brian T
Rinehart Mark
Via Technologies Inc.
Witt Evan R.
LandOfFree
Data transmission coordinating method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transmission coordinating method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transmission coordinating method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4148298