Electrical computers and digital data processing systems: input/ – Input/output data processing
Reexamination Certificate
2005-02-08
2005-02-08
Fleming, Fritz M. (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
C710S005000, C710S033000
Reexamination Certificate
active
06854020
ABSTRACT:
The objective is to provide a data transfer control device and electronic equipment that are capable of reducing processing overheads, thus enabling high-speed data transfer within a compact hardware configuration. During IEEE 1394 data transfer, a packet assembly circuit (280) reads a header and data for a packet from header and data areas in a RAM (80) and links them together. The period of time during which a header CRC is created is used to obtain a data pointer. Whether a header or data is being read is determined by tcode, and the header pointer or data pointer incremented accordingly. A header is created while data is being fetched from the data area. Data is fetched to one channel which a packet is being transmitted from another channel within a divided send packet area. A linkage pointer is used to sequentially read a packet from another channel. An ACK code from the transfer destination is written back to the channel that sent the corresponding packet. Packets can be sent in series by rewriting a basic header to sequentially create headers until a number-of-repeats reaches zero.
REFERENCES:
patent: 5983301 (1999-11-01), Baker et al.
patent: 6324178 (2001-11-01), Lo et al.
patent: 0 574 140 (1993-12-01), None
patent: 0 804 008 (1997-10-01), None
patent: 2 304 505 (1997-03-01), None
patent: A 7-177164 (1995-07-01), None
patent: A 8-79310 (1996-03-01), None
patent: A-10-23101 (1998-01-01), None
patent: A-10-40211 (1998-10-01), None
patent: A-11-7408 (1999-01-01), None
patent: A-11-17743 (1999-01-01), None
Nikkei Electronics 1997 9.8 (No. 698), “Direct Connection of Digital Steel Cameras: Connecting Different Type of Machines by Standardization”, pp. 107-111.
“An outline of the IEEE 1394 High Performance Serial Bus” (Interface, Apr. 1996, pp. 1-10).
“Bus Standards for PC Peripheral Equipment” (Interface, Jan. 1997, pp. 106-116).
“Real-Time Transfer Modes and Multimedia-Capable Protocols for IEEE 1394-1995 (FireWire)” (Interface, Jan. 1997, pp. 136-146).
Ishida Takuya
Kamihara Yoshiyuki
Wada Fumitoshi
Fleming Fritz M.
Oliff & Berridg,e PLC
Seiko Epson Corporation
LandOfFree
Data transfer controller and electronic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer controller and electronic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer controller and electronic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3513240