Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2007-04-10
2007-04-10
Nguyen, Tanh Q (Department: 2182)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C710S020000, C710S029000, C710S036000, C710S058000, C710S061000, C712S225000, C713S400000, C713S500000, C713S600000, C365S233100, C375S359000
Reexamination Certificate
active
11144589
ABSTRACT:
A memory1performs its internal operation in response to access requests (200, 201and202) of a CPU2in synchronism with the oscillated output of a self-excited oscillator102incorporated therein and according to said access requests, and outputs a response request103for said access requests to said CPU in synchronism with its internal operation. The CPU performs the access requests for the memory, and fetches data from the outside or outputs the data to the outside in response to and in synchronism with the response request103from the accessed memory and according to the kinds of said access requests.
REFERENCES:
patent: 3893033 (1975-07-01), Finch
patent: 4755937 (1988-07-01), Glier
patent: 4964141 (1990-10-01), Matsushima et al.
patent: 4984190 (1991-01-01), Katori et al.
patent: 4984194 (1991-01-01), Hogberg
patent: 5019966 (1991-05-01), Saito et al.
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5140680 (1992-08-01), Best
patent: 5159573 (1992-10-01), Yamada
patent: 5260905 (1993-11-01), Mori
patent: 5268865 (1993-12-01), Takasugi
patent: 5293603 (1994-03-01), MacWilliams et al.
patent: 5309567 (1994-05-01), Mizukami
patent: 5325516 (1994-06-01), Blomgren et al.
patent: 5327390 (1994-07-01), Takasugi
patent: 5371880 (1994-12-01), Bhattacharya
patent: 5446696 (1995-08-01), Ware et al.
patent: 5454116 (1995-09-01), Harigai et al.
patent: 5457781 (1995-10-01), Millar et al.
patent: 5469549 (1995-11-01), Simpson et al.
patent: 5469577 (1995-11-01), Eng et al.
patent: 5485602 (1996-01-01), Ledbetter, Jr. et al.
patent: 5504927 (1996-04-01), Okamoto et al.
patent: 5507001 (1996-04-01), Nishizawa
patent: 5513377 (1996-04-01), Capowski et al.
patent: 5522088 (1996-05-01), Halma et al.
patent: 5524098 (1996-06-01), Holland et al.
patent: 5537640 (1996-07-01), Pawlowski et al.
patent: 5617367 (1997-04-01), Holland et al.
patent: 5724615 (1998-03-01), Ishii
patent: 5761735 (1998-06-01), Huon et al.
patent: 5805603 (1998-09-01), Araki et al.
patent: 5828869 (1998-10-01), Johnson et al.
patent: 5832047 (1998-11-01), Ferraiolo et al.
patent: 5878281 (1999-03-01), Itoh et al.
patent: 5893927 (1999-04-01), Hovis
patent: 5987576 (1999-11-01), Johnson et al.
patent: 6044032 (2000-03-01), Li
patent: 6052329 (2000-04-01), Nishino et al.
patent: 6111807 (2000-08-01), Ooishi
patent: 6192482 (2001-02-01), Casper et al.
patent: 6253278 (2001-06-01), Ryan
patent: 55-025176 (1980-02-01), None
patent: 60-54065 (1985-03-01), None
patent: 62-263561 (1987-11-01), None
patent: 63-308656 (1988-12-01), None
patent: 64-013658 (1989-01-01), None
patent: 1-66697 (1989-04-01), None
patent: 1-81794 (1989-05-01), None
patent: 1-169654 (1989-07-01), None
patent: 2-83762 (1990-03-01), None
patent: 2-252046 (1990-10-01), None
patent: 3-20849 (1991-01-01), None
patent: H3-20849 (1991-01-01), None
patent: 04-89687 (1992-03-01), None
patent: 4-123393 (1992-04-01), None
patent: 4-177696 (1992-06-01), None
patent: 04-263191 (1992-09-01), None
patent: 5-216821 (1993-08-01), None
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Nguyen Tanh Q
Renesas Technology Corp.
LandOfFree
Data transfer control method, and peripheral circuit, data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer control method, and peripheral circuit, data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer control method, and peripheral circuit, data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3772827