Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2004-12-22
2008-09-30
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S033000, C710S105000, C709S231000
Reexamination Certificate
active
07430618
ABSTRACT:
An objective of the present invention is to provide a data transfer control device and electronic equipment which make it possible to reduce processing overheads in the firmware and implement high-speed data transfer. In a data transfer control device in accordance with the IEEE 1394 standard, the header of a packet is written to a header area, the ORB (data for SBP-2) of the packet is written to an ORB area, and the stream (data for the application layer) of the packet is written to a stream area. The stream area is managed by hardware in accordance with full and empty signals. Indication information is comprised within a transaction label tl of a request packet, and the header, ORB, and stream of a response packet are written to areas indicated by the indication information comprised within tl, when the response packet is received. The device is also provided with registers TSR and TER that contain addresses TS and TE for securing a transmission area in the stream area and registers RSR and RER that contain addresses RS and RE for securing a reception area therein.
REFERENCES:
patent: 5787255 (1998-07-01), Parlan et al.
patent: 6115770 (2000-09-01), Gehman
patent: 6272114 (2001-08-01), Kobayashi
patent: 6351783 (2002-02-01), Garney et al.
patent: 6363428 (2002-03-01), Chou et al.
patent: 6385113 (2002-05-01), Longwell et al.
patent: 6510156 (2003-01-01), Brock et al.
patent: 58101544 (1983-06-01), None
patent: 06069913 (1994-03-01), None
patent: A 06-069913 (1994-03-01), None
patent: A 10-222440 (1998-08-01), None
patent: A 11-017773 (1999-01-01), None
patent: A 2000-134229 (2000-05-01), None
patent: A 2000-134230 (2000-05-01), None
patent: A 2000-134231 (2000-05-01), None
patent: A 2000-134232 (2000-05-01), None
patent: A 2000-134233 (2000-05-01), None
patent: A 2000-134242 (2000-05-01), None
patent: WO 00/25215 (2000-05-01), None
patent: WO 00/25216 (2000-05-01), None
patent: WO 00/25217 (2000-05-01), None
Bloks, “The IEEE-1394 High Speed Serial Bus,”Philips Journal of Research, vol. 50, No. 1, pp. 209-216, 1996.
U.S. Appl. No. 09/737,760, filed Dec. 18, 2000, Matsunaga et al.
New U.S. National Stage of PCT/JP00/04637 (U.S. Appl. No. 09/787,077), Mar. 14, 2001, Ishida et al.
New U.S. National Stage of PCT/JP00/04638 (6,725,413-issued Apr. 20, 2004), Mar. 14, 2001, Ishida.
Ishida Takuya
Kamihara Yoshiyuki
Cleary Thomas J
Dang Khanh
LandOfFree
Data transfer control device and electronic equipment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer control device and electronic equipment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer control device and electronic equipment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3968542