Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2011-02-22
2011-02-22
Yao, Kwang B (Department: 2473)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S532000, C370S535000
Reexamination Certificate
active
07894491
ABSTRACT:
A data transfer circuit is provided for sending digital data at high rates across short but significant distances within an integrated circuit. The data is sent on parallel conductors that are divided into a number of groups. At the receiving end, a multiplexer selects each of the groups in turn and presents them at a set of conductors that are the same in number as one of the groups. At the transmitting end, a data marshalling circuit takes the bitstream to be transmitted and places it on the conductors in a particular redundant fashion so that the bitstream appears to advance across the set of outputs of the multiplexer. That is particularly useful where those outputs are presented to a pre-emphasis filter and line driver. The apparent data rate can be changed by making two or more of the groups of conductors have identical data.
REFERENCES:
patent: 4720830 (1988-01-01), Joshi et al.
patent: 5557217 (1996-09-01), Pedersen
patent: 5761209 (1998-06-01), Murakami
patent: 6000016 (1999-12-01), Curtis et al.
patent: 7349233 (2008-03-01), Bains et al.
patent: 2005/0093871 (2005-05-01), Filliman et al.
patent: 2007/0223264 (2007-09-01), Bains et al.
patent: 2008/0212606 (2008-09-01), Batty
patent: 0702573.7 (1989-11-01), None
Sanjay Kasturia, et al;Techniquest for High-Speed Implementation of Nonlinear Cancellation; IEEE Journal on Selected Areas in Comm.; vol. 9, No. 5; Jun. 1991; online; Cited in Foreign Search Rpt.
Mike Harwood, et al;A 12.5Gb/s SerDes in 65nm CMOS using a Buad-Rate ADC With Digital Receiver Equalization and Clock Recovery; ISSCC 2007/Session 24/Multi-GB/S Transceivers/24; Feb. 14, 2007; Online; Cited in Foreign Search Rpt.
T. Beukema, et al; A 6.4-Gb/s CMOS SerDes Core With Feed-Forward and Decision-Feedback Equalization;, IEEE Journal of Solid-State Circuits; vol. 40, No. 12; Dec. 2005; Online; Cited in Foreign Search Rpt.
Batty Sean
Colman Derek
Singh Bhajan
Brady W. James
Ngo Nguyen
Pessetto John R.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Data transfer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2643486