Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2005-08-09
2005-08-09
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S154000, C711S200000, C711S206000, C709S245000
Reexamination Certificate
active
06928529
ABSTRACT:
When a first computer instructs transfer of data from the first computer to a second computer, a transmitting device in the first computer instructs the second computer to perform pre-read of a translation look-aside buffer, which contains a transfer-destination virtual address, in concurrence with read-out of initial data or of initial data for which the transfer-destination address has exceeded a page boundary, thereby causing virtual-address translation information to be pre-registered in a translation look-aside buffer from an address translation table of the second computer. When the second computer instructs transfer of data from the first computer to the second computer, a receiving device in the first computer instructs the second computer to perform pre-read of a translation look-aside buffer, which contains a transfer-destination virtual address, in concurrence with read-out of initial data or of initial data for which the transfer-destination address has exceeded a page boundary, thereby causing virtual-address translation information to be pre-registered in the translation look-aside buffer from an address translation table of the second computer.
REFERENCES:
patent: 5522045 (1996-05-01), Sandberg
patent: 5666514 (1997-09-01), Cheriton
patent: 5893155 (1999-04-01), Cheriton
patent: 6425058 (2002-07-01), Arimilli et al.
patent: 6769052 (2004-07-01), Chauvel et al.
patent: H05-89056 (1993-04-01), None
patent: H05-181751 (1993-07-01), None
patent: H06-19785 (1994-01-01), None
patent: H08-241293 (1996-09-01), None
patent: H10-275129 (1998-10-01), None
patent: 2000-67009 (2000-03-01), None
patent: 2000-330960 (2000-11-01), None
C. Maples, “A High-Performance, Memory-Based Interconnection System for Multicomputer Environments”,Proceedings of the Supercomputing Conference, New York, Nove. 12-16, 1990, Washington, IEEE Comp. Soc. Press, US, vol. Conf. 3, Nov. 12, 1990, pp. 295-304.
Kano, Yasushi, and four others, “Parallel Computer Cenju-4 User Level Message Transmission Structure,” Parallel Processing Symposium JSPP '99 Collected Papers, Japan, Information Processing Society of Japan Jun. 9, 1999, pp. 7-14.
Kunisawa, Ryöta, and two others, “A Performance Evaluation of Memory-Based Transmission Supported by Address Conversion Hardware,” The Institute of Electronics, Information and Communication Engineers Research Report, Japan, The Institute of Electronics, Information and Communication Engineers Aug. 4, 1998, vol. 98, No. 233, (CPSY98-48-59), pp. 61-66.
Nakajo, Hironori, and three others, “A Performance Evaluation of a Non-Redundant Protocol in a Shared Virtual Memory System of Parallel Computers in a Combined Network and its Realization through Hardware,” Parallel Processing Symposium JSPP '91 Collected Papers, Japan, Information Processing Society of Japan, May 1991, pp. 45-52.
Shimizu, Kentarö, “Basic Knowledge of Distributed Processing & Distributed OS,” Interface, Japan, CQ Publishing KK, Oct. 1, 1991, vol. 17, No. 10, pp. 124-139.
Date, Shinya, and eight others, “A High-Speed Communications Structure to Realize a Computer Colony,” The Institute of Electronics, Information and Communication Engineers Research Report, Japan, The Institute of Electronics, Information and Communication Engineers Aug. 4, 1999, vol. 99, No. 251, (CPSY99-47-61), pp. 41-48.
Matsuoka, Köji, and seven others, “Memory Configuration in the RWC-1 Super Parallel Computer,” Information Processing Society of Japan Research Report, Japan, Information Processing Society of Japan Aug. 19, 1993, vol. 93, No. 71, (93-ARC-101), pp. 17-24.
Kudo, Tomohiro, and four others, “An Evaluation of a Network Interface for Network-Based Parallel Computing,” The Institute of Electronics, Information and Communication Engineers Research Report, Japan, The Institute of Electronics, Information and Communication Engineers Aug. 5, 1998, vol. 98, No. 234, (CPSY98-60-73), pp. 1-8.
Maples, Creve, “A High-Performance, Memory-Based Interconnection System for Multicomputer Environments,” Proceedings of Supercomputing '90, IEEE, Nov. 12, 1990, pp.: 295-304.
NEC Corporation
Sughrue & Mion, PLLC
Thai Tuan V.
LandOfFree
Data transfer between virtual addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer between virtual addresses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer between virtual addresses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3469998