Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-03-22
2011-03-22
Cleary, Thomas J (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000, C710S311000
Reexamination Certificate
active
07913026
ABSTRACT:
Provided is a data transfer apparatus having a system bus interface20connected to an MC51, a high-speed I/O bus interface connected to a high-speed I/O bus switch54, a history selection controller10that selects part of transmission/reception data transferred between the MC51and high-speed I/O bus switch54, a buffer section11that is connected to the history selection controller10and retains the part of the transmission/reception data selected by the history selection controller10, and a low-speed bus interface that outputs the part of the transmission/reception data retained by the buffer section11to an observation apparatus200.
REFERENCES:
patent: 6560233 (2003-05-01), Hatanaka et al.
patent: 7715433 (2010-05-01), Boren
patent: 2000-293441 (2000-10-01), None
Cerullo Jeremy S
Cleary Thomas J
Fujitsu Limited
Staas & Halsey , LLP
LandOfFree
Data transfer apparatus, information processing apparatus,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer apparatus, information processing apparatus,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer apparatus, information processing apparatus,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2767680