Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-03-25
2008-03-25
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S100000, C711S154000
Reexamination Certificate
active
11054889
ABSTRACT:
A method of prefetching data in a microprocessor includes identifying a data stream associated with a process and determining a depth associated with the data stream based upon prefetch factors including the number of currently concurrent data streams and data consumption rates associated with the concurrent data streams. Data prefetch requests are allocated with the data stream to reflect the determined depth of the data stream. Allocating data prefetch requests may include allocating prefetch requests for a number of cache lines away from the cache line currently being referenced, wherein the number of cache lines is equal to the determined depth. The method may include, responsive to determining the depth associated with a data stream, configuring prefetch hardware to reflect the determined depth for the identified data stream. Prefetch control bits in an instruction executed by the processor control the prefetch hardware configuration.
REFERENCES:
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5958040 (1999-09-01), Jouppi
patent: 5983306 (1999-11-01), Corrigan et al.
patent: 6085291 (2000-07-01), Hicks et al.
patent: 6317811 (2001-11-01), Deshpande et al.
patent: 6460115 (2002-10-01), Kahle et al.
patent: 6574712 (2003-06-01), Kahle et al.
patent: 6578130 (2003-06-01), Barrick et al.
patent: 6651245 (2003-11-01), Damron et al.
patent: 6785772 (2004-08-01), Venkumahanti et al.
patent: 6981099 (2005-12-01), Paulraj et al.
patent: 7032076 (2006-04-01), Sprangle et al.
patent: 7177985 (2007-02-01), Diefendorff
patent: 2003/0088863 (2003-05-01), Tirumalai et al.
patent: 2004/0022094 (2004-02-01), Radhakrishnan et al.
patent: 2006/0095677 (2006-05-01), Hakura et al.
“Cache Organization”; ECEN 2120 Lecture Notes; University of Colorado at Boulder; 1999; pp. 1-6; http://web.archive.org/web/19991103235721/http://ece-www.colorado.edu/˜ecen2120/Manual/caches/cache.html.
Fluhr Eric Jason
Frey Bradly George
Griswell, Jr. John Barry
Le Hung Qui
May Cathy
Dillon & Yudell LLP
Thai Tuan V.
LandOfFree
Data stream prefetching in a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data stream prefetching in a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data stream prefetching in a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3936444