Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2001-08-08
2004-02-24
Decady, Albert (Department: 2824)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S006130, C365S222000, C365S201000, C360S047000, C360S053000
Reexamination Certificate
active
06697992
ABSTRACT:
BACKGROUND
The present invention relates to a data storing method of a dynamic RAM (Random Access Memory) and a semiconductor memory device and, more particularly, to a technique effective for use in a data storing technique in a memory circuit having dynamic memory cells.
It was found by the search made after the present invention was achieved that Japanese Unexamined Patent Publication Nos. Hei 11(1999)-213659 (corresponding to U.S. Pat. No. 6,199,139, hereinbelow, called prior art 1) and Hei 7(1995)-262794 (hereinbelow, called prior art 2) seem to be related to the present invention to be described hereinlater. According to prior art 1, to optimize the refresh cycle interval of a DRAM in a sleep mode, the frequency of the refresh cycle is controlled by software under the control of a CPU by using the number of error rows detected by an error correction decoding circuit. According to prior art 2, an ECC circuit is provided in a DRAM, an error is detected, and corrected data is written in a memory cell. In the prior arts, there is no description suggesting that lower power consumption is realized with a simple configuration like the present invention as will be described hereinlater.
Japanese Unexamined Patent Publication No. Hei 11-213659 discloses a technique of optimizing the refresh interval of a memory circuit in a sleep mode by using an error correction coding circuit, an error correction decoding circuit, a refresh interval control circuit, a refresh executing circuit, and the like.
Japanese Unexamined Patent Publication No. 2000-11688 discloses a technique of realizing lower power consumption in a self refresh mode and increased manufacturing yield by the following method. When a dynamic RAM enters a self refresh mode, internal control signals EC and EW for a sense amplifier SA and an ECC circuit ECC go high, thereby making the ECC circuit ECC selectively operative. JP-A Hei3(1991)-23587 discloses a technique of generating and writing a parity bit and making a parity check at the time of a refresh.
Japanese Unexamined Patent Publication No. Hei 10(1998)-177800 discloses an error correcting dynamic memory having an error correcting circuit for executing error correction during a refresh of a plurality of dynamic memory cells and omitting error correction on a first sequence of one or more cells out of the plurality of dynamic memory cells.
Japanese Unexamined Patent Publication No. Hei 9(1997)-91206 discloses a DRAM in which a read cycle for detecting an error is executed in each refresh cycle and, when an error exists, corrected data is rewritten as necessary.
Japanese Unexamined Patent Publication No. Hei 4(1992)-149899 discloses a technique of adding an ECC for each word line to check data during a refresh cycle even when there is no access in order to built a very reliable memory system.
Japanese Unexamined Patent Publication No. Hei 7(1995)-262794 discloses a technique of providing an error correcting circuit in a memory chip of a memory required to be data-refreshed, from/to which data can be always read/written, collating data for an error detection and correction code with data read from the memory in a refresh cycle and, when an error is detected, writing error-detected data into the memory.
SUMMARY OF THE INVENTION
In the techniques where error detection is performed and data obtained by correcting a detected error is written in a memory cell, the operation of a CPU for executing software, or the operation of the ECC circuit is necessary in the refresh period. In other words, the CPU or ECC circuit has to operate in order to extend the refresh cycle, and it causes a problem such that a reduced amount of currents in the refreshing operation may be canceled out by an increase in current consumption by the operation of the CPU or the ECC circuit.
An object of the invention is to provide a data storing method of a dynamic RAM and a semiconductor memory device with reduced current consumption. The above and other objects and novel features of the invention will become apparent from the following description of the specification and the appended drawings.
The outline of a representative one of inventions disclosed in the application will be briefly described as follows. When a DRAM enters an operation mode in which only a data storing operation is performed, a check bit for error detection and correction for plural data is generated and stored. Refresh operation is performed in a refresh cycle which is made long within an allowable range of an error occurrence by an error correcting operation using the check bit. Before the DRAM returns to the normal operation mode from the data holding operation mode, an error bit is corrected by using the data and the check bit.
The outline of another one of representative inventions disclosed in the application will be described as follows. A semiconductor integrated circuit device has: a memory circuit including a dynamic memory cell and having an information retaining mode during which data is not read/written from/to other circuits; and a data retention control circuit including an ECC circuit and a refresh cycle setting circuit. When the dynamic RAM enters an operation mode of performing only an operation of retaining data, for plural data, a check bit for error detection and correction is generated and stored by using the ECC circuit. The refresh cycle is extended by the refresh cycle setting circuit within a permissible range of error occurrence by an error correcting operation using the check bit. Before the DRAM returns from the information retaining mode to a normal operation mode, an error bit in data is corrected by using the data and the check bit by the ECC circuit.
REFERENCES:
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4694454 (1987-09-01), Matsuura
patent: 4758992 (1988-07-01), Taguchi
patent: 5410507 (1995-04-01), Tazunoki et al.
patent: 5623451 (1997-04-01), Kawagoe
patent: 5629898 (1997-05-01), Idei et al.
patent: 5761143 (1998-06-01), Fukuda
patent: 6147916 (2000-11-01), Ogura
patent: 6199139 (2001-03-01), Katayama et al.
patent: 3-023587 (1991-01-01), None
patent: 4-149899 (1992-05-01), None
patent: 7-262794 (1995-10-01), None
patent: 4-091206 (1997-04-01), None
patent: 10-177800 (1998-06-01), None
patent: 11-213659 (1999-08-01), None
patent: 2000-011688 (2000-01-01), None
Ito Yutaka
Iwai Hidetoshi
Abraham Esaw
De'cady Albert
Miles & Stockbridge P.C.
LandOfFree
Data storing method of dynamic RAM and semiconductor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data storing method of dynamic RAM and semiconductor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data storing method of dynamic RAM and semiconductor memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3323863