Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-01-31
2006-01-31
Rinehart, Mark H. (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C711S113000, C711S130000
Reexamination Certificate
active
06993621
ABSTRACT:
A system interface includes a plurality of first director boards. Each one of the first director boards has a plurality of first directors and a crossbar switch having input/output ports coupled to the first directors on such one of the first director boards and a pair of output/input ports. The system interface also includes a plurality of second director boards. Each one of the second directors boards has a plurality of second directors and a crossbar switch having input/output ports coupled to the second directors on such one of the second director boards and a pair of output/input ports. A data transfer section is provided having a cache memory. The cache memory is coupled to the plurality of first and second directors. A message network is operative independently of the data transfer section. The message network includes a pair of message network boards. Each one of such message network boards has a switching network having a plurality input/output ports. Each one of such pair of input/output ports is coupled to a corresponding one of the pair of output/input ports of the crossbar switches of the plurality of first director boards and the plurality of second director boards. The first and second directors control data transfer between the first directors and the second directors in response to messages passing between the first directors and the second directors through the message network to facilitate data transfer between first directors and the second directors. Data passes through the cache memory in the data transfer section. Each one of the directors includes: a data pipe coupled between an input of such one of the second directors and the cache memory; a microprocessor. A controller is coupled to the microprocessor and the data pipe for controlling the transfer of the messages between the message network and such one of the second directors and for controlling the data between the input of such one of the second directors and the cache memory.
REFERENCES:
patent: 4438494 (1984-03-01), Budde et al.
patent: 4456987 (1984-06-01), Wirsing
patent: 4480307 (1984-10-01), Budde et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4636946 (1987-01-01), Hartung et al.
patent: 4688168 (1987-08-01), Gudaitis et al.
patent: 4780808 (1988-10-01), Moreno et al.
patent: 4800483 (1989-01-01), Yamamoto et al.
patent: 4977556 (1990-12-01), Noguchi
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5206939 (1993-04-01), Yanai et al.
patent: 5214768 (1993-05-01), Martin et al.
patent: 5241640 (1993-08-01), Hisano et al.
patent: 5269011 (1993-12-01), Yanai et al.
patent: 5335327 (1994-08-01), Hisano et al.
patent: 5406607 (1995-04-01), Marietta
patent: 5459856 (1995-10-01), Inoue
patent: 5479611 (1995-12-01), Oyama
patent: 5539733 (1996-07-01), Anderson et al.
patent: 5551048 (1996-08-01), Steely, Jr.
patent: 5574865 (1996-11-01), Hashemi
patent: 5586264 (1996-12-01), Belknap et al.
patent: 5603058 (1997-02-01), Belknap et al.
patent: 5689728 (1997-11-01), Sugimoto et al.
patent: 5703875 (1997-12-01), Burnett
patent: 5742789 (1998-04-01), Ofer et al.
patent: 5745790 (1998-04-01), Oskouy
patent: 5752256 (1998-05-01), Fujii et al.
patent: 5787265 (1998-07-01), Leshem
patent: 5805821 (1998-09-01), Saxena et al.
patent: 5813024 (1998-09-01), Saito
patent: 5819054 (1998-10-01), Ninomiya et al.
patent: 5819104 (1998-10-01), Tuccio
patent: 5890207 (1999-03-01), Sne et al.
patent: 5948062 (1999-09-01), Tzelnic et al.
patent: 5949982 (1999-09-01), Frankeny et al.
patent: 6009481 (1999-12-01), Mayer
patent: 6038638 (2000-03-01), Cadden et al.
patent: 6055603 (2000-04-01), Ofer et al.
patent: 6061274 (2000-05-01), Thibault et al.
patent: 6081860 (2000-06-01), Bridges et al.
patent: 6125429 (2000-09-01), Goodwin et al.
patent: 6134624 (2000-10-01), Burns et al.
patent: 6178466 (2001-01-01), Gilbertson et al.
patent: 6230229 (2001-05-01), Van Krevelen et al.
patent: 6240335 (2001-05-01), Wehrung et al.
patent: 6275877 (2001-08-01), Duda
patent: 6304903 (2001-10-01), Ward
patent: 6317805 (2001-11-01), Chilton et al.
patent: 6338095 (2002-01-01), Yasuda et al.
patent: 6378029 (2002-04-01), Venkitakrishnan et al.
patent: 6389494 (2002-05-01), Walton et al.
patent: 6397281 (2002-05-01), MacLellan et al.
patent: 6418496 (2002-07-01), Pawlowski et al.
patent: 6529521 (2003-03-01), MacArthur
patent: 6651130 (2003-11-01), Thibault
patent: 0510821 (1992-10-01), None
patent: 0795812 (1997-09-01), None
patent: 2 325 541 (1998-11-01), None
patent: 2 360 377 (2001-09-01), None
patent: 2366425 (2001-10-01), None
patent: 2366424 (2002-03-01), None
patent: 7-302171 (1995-11-01), None
patent: 8172446 (1996-07-01), None
patent: 93/01553 (1993-01-01), None
patent: WO 99/26150 (1999-05-01), None
F. Halsall,The Role of DODB,1994, The Institution of Electrical Engineers, IEE, Savoy Place, London WC2R OBL.UK.
U.S. Appl. No. 09/540.828 filed May 31, 2000.
U.S. Appl. No. 10/054,241 filed Jan. 22, 2002.
U.S. Appl. No. 09/539,966 filed May 31, 2000.
U.S. Appl. No. 09/606,730 filed Jun. 29, 2000.
U.S. Appl. No. 09/606,734 filed Jun. 29, 2000.
U.S. Appl. No. 10/120,957 filed Jan. 22, 2002.
U.S. Appl. No. 09/680,156 filed Mar. 31, 2000.
Black David L.
MacArthur Stephen D.
Ofek Yuval
Thibault Robert
Wheeler Richard
EMC Corporation
Lee Christopher E.
Rinehart Mark H.
LandOfFree
Data storage system having separate data transfer section... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data storage system having separate data transfer section..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data storage system having separate data transfer section... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3589743