Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-04-12
2005-04-12
Rinehart, Mark H. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C714S006130, C711S004000
Reexamination Certificate
active
06880032
ABSTRACT:
A data storage system wherein a host computer is coupled to a bank of disk drives through an interface. The interface has a plurality of directors and a memory interconnected by a bus. The directors control data transfer between the host computer and the bank of disk drives as such data passes through the memory. The interface includes a plurality of ESCON adapters, a front end portion of the directors being coupled between the host computer and the busses through the ESCON adapters. Each one of such adapters includes a plurality of adapter ports each one being coupled to a corresponding port of the host computer. Each one of the adapters also includes a plurality of adapter board gate arrays and a plurality of optic interfaces. Each one of the optic interfaces is coupled between a corresponding one of the adapter port and a corresponding one of the adapter board gate arrays.
REFERENCES:
patent: 5751740 (1998-05-01), Helbig, Sr.
patent: 5890207 (1999-03-01), Sne et al.
patent: 5890219 (1999-03-01), Scaringella et al.
patent: 6052302 (2000-04-01), Moyer et al.
patent: 6289401 (2001-09-01), Tuccio et al.
patent: 6353878 (2002-03-01), Dunham
patent: 6593795 (2003-07-01), Cho
patent: 20020007428 (2002-01-01), Chilton
patent: 20020116564 (2002-08-01), Paul et al.
patent: 20020144060 (2002-10-01), Stoodley
patent: 20030002405 (2003-01-01), Linder
patent: 20030069889 (2003-04-01), Ofek
patent: 20030088626 (2003-05-01), Gupta et al.
SRAM Based re-programmable FPGA for Space applications, Wang, IEEE Transactions on Nuclear seience, vol. 46, No. 6, Dec. 1999.*
Advanced Analog Circuit Design on a Digital Sea-of-Gates Array, Van Dongen and Rikkink, 1994, IEEE.*
Channel Routing with Non-Terminal Doglegs, Byan Preas, 1990, IEEE.
Scaringella Stephen L.
Sullivan Kenneth
EMC Corporation
Huynh Kim T.
Rinehart Mark H.
LandOfFree
Data storage system having concurrent ESCON channels does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data storage system having concurrent ESCON channels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data storage system having concurrent ESCON channels will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3382809