Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
1997-09-02
2001-04-03
Tse, Young T. (Department: 2634)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S362000, C360S051000, C327S156000, C327S161000
Reexamination Certificate
active
06212249
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a data separation operation performed by a floppy disk controller and, more particularly, to a data separation circuit and method which use a digital phase locked loop (DPLL).
2. Discussion of Related Art
With reference to the attached drawings, a conventional data separation circuit will be described below.
FIG. 1
is a block diagram of a conventional data separation circuit. A conventional internal data separation circuit roughly includes an analog PLL part and its related circuits. As shown in
FIG. 1
, the circuit has a prescaler
1
for leveling the magnitude of the signal output from a reference crystal XTAL, which has a predetermined reference frequency of 24 MHz, into a specific size; a reference clock generating part
2
for receiving the frequency levelled by the prescaler
1
and generating a system reference clock; a first frequency divider
3
for dividing the frequency levelled by the prescaler
1
; a ¼ cycle delaying part
4
for delaying by ¼ cycle of the system reference clock the data read out of the disk driver in synchronization with the reference clock of the reference clock generating part
2
; and a MUX
5
for multiplexing the frequency-divided signal output by the first frequency divider
3
and the delayed read data signal output by the ¼ cycle delaying part
4
based on a signal indicative of a read gate's logic state. The read gate becomes logic high when the read data is applied (See FIGS.
4
C and
4
D).
A zero-phase error detecting part
6
also receives the signal indicative of the read gate's logic state and the delayed read data signal, and detects the zero phase error. An enable logic part
7
outputs an enable signal in accordance with the read data and the read gate's logic state to an analog phase locked loop circuit (PLL)
14
.
As shown in
FIG. 1
, the analog PLL
14
includes a phase comparing part
8
for comparing, in accordance with the enable signal, the output signal from the MUX
5
with the frequency-divided signal fed-back by the analog PLL
14
to thereby detect the phase difference between these signals and generate an up/down signal. The analog PLL
14
further includes an electric charge pump
9
for outputting a control voltage which varies with the frequency and phase of the clock signal by charging/discharging in response to the up/down signal output by the phase comparing part
8
; a loop filter
10
for controlling the width and magnitude of the control voltage, which has a ripple form, produced by the charge/discharge currents of the electric charge pump
9
; a voltage controlled oscillator (VCO)
11
for generating, in synchronization with the reference clock, a signal whose frequency varies in accordance with the control voltage; and a second frequency divider
12
for determining a frequency-dividing ratio according to the data rate to thereby frequency-divide the oscillating frequency of the signal output from the VCO
11
.
The circuit of
FIG. 1
also includes a data/clock signal outputting part
13
for dividing a data and a clock signal from the delayed read data signal output by the ¼ cycle delaying part
4
based on the frequency-dividing signal output by the second frequency divider
12
. The data/clock signal outputting part
13
then outputs the divided clock and data signals.
The thus-structured conventional data separation circuit divides data by controlling the VCO frequency, gain, and current applied to the circuit according to various conditions such as the data rate. While the conventional data separation circuit effectively retrieves data, designing such a circuit is quite difficult. If the data separation circuit design includes an analog PLL, as in the conventional art, the size of the circuit increases. As a result, additional controls, for instance, for VCO frequency, gain, and component current are thus needed for the data separation operation. Consequently, external influences can make the circuit unstable.
SUMMARY OF THE INVENTION
One object of the present invention is to provide a data separation circuit and method that substantially obviate one or more of the problems and/or disadvantages discussed above with respect to the conventional art.
Another object of the present invention is to provide a data separation circuit which maintains its stability by using a digital phased locked loop (DPLL).
These and other objects, in accordance with the purpose of the present invention and as embodied and broadly described, are achieved by providing a data separation circuit, comprising: generating means for generating a reference clock according to a data rate at which data is being read; a digital phase locked loop generating a window signal based on said reference clock; and output means for outputting a data signal and a clock signal based on said read data and said window signal.
These and other objects are further achieved by providing a method of separating data, comprising the steps of: (a) generating a reference clock according to a data rate at which data is being read; (b) generating a window signal based on said reference clock; and (c) outputting a data signal and a clock signal based on said read data and said window signal.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
REFERENCES:
patent: 4472818 (1984-09-01), Zapisek et al.
patent: 4563657 (1986-01-01), Qureshi et al.
patent: 5212601 (1993-05-01), Wilson
patent: 5260842 (1993-11-01), Leake et al.
patent: 5272730 (1993-12-01), Clark
patent: 5278702 (1994-01-01), Wilson et al.
patent: 5570243 (1996-10-01), Mattison
patent: 5808971 (1998-09-01), Alini et al.
patent: 5838512 (1998-11-01), Okazaki
Hyundai Electronics Industries Co,. Ltd.
Tse Young T.
LandOfFree
Data separation circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data separation circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data separation circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2476740