Static information storage and retrieval – Read/write circuit – Signals
Patent
1997-03-27
1999-03-09
Nelms, David
Static information storage and retrieval
Read/write circuit
Signals
365233, G11C 700
Patent
active
058810013
ABSTRACT:
A data sensing timing modulating circuit, particularly for non-volatile memories. The circuit includes means for generating a first voltage (V=f(Icell)) that is a function of the conductivity of a memory cell and of a second substantially constant reference voltage (V=Vref), a first delay circuit, and a second delay circuit supplied by the first and second voltages. The first delay circuit modulates, as a function of the first voltage, the start time of the switching of an equalization signal that is normally present in the memory device. The switching of this signal indicates the beginning of a data sensing step. The second delay circuit modulates the slope of the switching of the equalization signal, as a function of the first voltage, so as to determine the instant when the equalization signal ends the switching to start the subsequent data sensing step.
REFERENCES:
patent: 4628487 (1986-12-01), Smayling
patent: 4687951 (1987-08-01), McElroy
patent: 4727519 (1988-02-01), Morton et al.
patent: 5003203 (1991-03-01), Win et al.
patent: 5218571 (1993-06-01), Norris
patent: 5608676 (1997-03-01), Medlock et al.
patent: 5657269 (1997-08-01), Nanamiya
Nelms David
SGS--Thomson Microelectronics S.r.l.
Tran M.
LandOfFree
Data sensing timing modulating circuit, particularly for non-vol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data sensing timing modulating circuit, particularly for non-vol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data sensing timing modulating circuit, particularly for non-vol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1328035