Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2005-10-25
2005-10-25
Fan, Chieh M. (Department: 2634)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S371000, C375S354000
Reexamination Certificate
active
06959058
ABSTRACT:
A data recovery apparatus for minimizing errors due to clock skew and a data recovery apparatus therefor are provided. The data recovery apparatus comprises a phase locked loop (PLL), an oversampler, a level transition detector, a transition accumulator, a state selector, and a data selector. The PLL generates a plurality of phase clock signals having different delay times, which signals are synchronized with an input clock signal. The oversampler110M (>1) times oversamples data serially input from the outside in response to the plurality of phase clock signals and outputs the oversampled result as a plurality of bit data items. The level transition detector receives the plurality of bit data output from the oversampler, detects the point of time at which the level transitions between adjacent bits and outputs the detection result as first through Mth transition signals. The transition accumulator accumulates the number of generations of the first through Mth transition signals output from the level transition detector and outputs a signal whose generation frequency is high as first through Mth transition accumulation signals. The state selector generates a state signal for selecting bit data items of corresponding positions among the plurality oversampling data items in response to the first through Mth transition accumulation signal. The data selector receives the oversampled plurality of bit data, selects bit data items of the sampling positions corresponding to the state signal, and outputs the selected bit data items in parallel. It is possible to minimize errors due to clock skew, which can be generated during the reproduction of data.
REFERENCES:
patent: 3946379 (1976-03-01), Lippman
patent: 4189622 (1980-02-01), Foshee
patent: 5245637 (1993-09-01), Gersbach et al.
patent: 5313496 (1994-05-01), de Goede
patent: 5587709 (1996-12-01), Jeong
patent: 5864250 (1999-01-01), Deng
patent: 5963606 (1999-10-01), Drost et al.
patent: 5974097 (1999-10-01), Julyan et al.
patent: 6044121 (2000-03-01), Nolan et al.
patent: 6055286 (2000-04-01), Wu et al.
patent: 6272193 (2001-08-01), Eglit
patent: 0738057 (1996-10-01), None
patent: 0738057 (1996-10-01), None
patent: 0921654 (1999-06-01), None
patent: 0921654 (1999-06-01), None
Masakazu Kitazawa,A Bit Synchronization Technique for PDS Optical Subscriber Loop Systems, Proceedings of the Local Optical Networks, 1991.
Jun-Young Park, et al.,A 1.0 Gbps CMOS Oversampling Data Recovery Circuit with Fine Delay Generation Method, IEICE Trans. Fundamentals, vol. E83-A, No. 6, Jun. 2000, pp. 1100-1105.
Chi-Kong Ken Yang, et al.,A 0.5 μm CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling, IEEE Journal of Solid-State Circuits, vol. 33, No. 5, May 1998, pp. 713-721.
Lee Gun-sang
Lee Jin-kug
Yoo Duck-hyun
F. Chau & Associates LLC
Fan Chieh M.
Perilla Jason M.
Samsung Electronics Co,. Ltd.
LandOfFree
Data recovery apparatus and method for minimizing errors due... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data recovery apparatus and method for minimizing errors due..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data recovery apparatus and method for minimizing errors due... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3444198