Data rate conversion and supervisory bit insertion in a data sys

Details Data rate conversion and supervisory bit insertion in a data sys Data rate conversion and supervisory bit insertion in a data sys

1983-07-26

1985-08-27

Griffin, Robert L.

Pulse or digital communications

Spread spectrum

Direct sequence

370 84, 370102, H04J 306

Patent

active

045382867

ABSTRACT:
A data rate converter for use in telecommunications inserts supervisory bits into a data stream to increase the data rate, in one application, from 56 kbps to a standard 64 kbps. A standard 64 kbps PCM telephone channel uses 8-bit words for transmission, whereas 56 kbps occupies only 7 bits of an 8 bit word in such a telephone channel. Supervisory bits are inserted at the exact time when the data channel clock signal and the transmission line clock signal are in phase alignment.

REFERENCES:
patent: 4025720 (1977-05-01), Pachynski, Jr.
patent: 4045613 (1977-08-01), Walker
patent: 4053715 (1977-10-01), Drapkin
patent: 4058683 (1977-11-01), Fenoglio

Affiliated with

Also associated with

Rating

Data rate conversion and supervisory bit insertion in a data sys does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data rate conversion and supervisory bit insertion in a data sys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data rate conversion and supervisory bit insertion in a data sys will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2005833