Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2001-12-28
2004-07-06
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S030000, C710S039000, C710S052000, C711S113000, C711S209000
Reexamination Certificate
active
06760795
ABSTRACT:
CROSS-REFERENCES TO RELATED APPLICATIONS
This application claims a benefit of foreign priority under 35 U.S.C. 119(a-d) from GB 0031761.0, filed Dec. 29, 2000, and GB 0102278.9, filed Jan. 29, 2001, the entire contents of both of which are hereby expressly incorporated by reference for all purposes.
FIELD OF THE INVENTION
This invention relates to a data queue system.
SUMMARY OF THE INVENTION
In accordance with the invention, there is provided a data queue system comprising: plural memory blocks defined in memory; a data queue comprising a number of memory blocks, each non-final memory block including a link to the following block in the data queue and, a queue descriptor stored in memory, the queue descriptor comprising: a first identifier identifying the final block in the queue; a second identifier identifying the memory location where the most recent read commit occurred and, a third identifier identifying the memory location where the most recent write commit occurred.
This invention can allow both hardware and software to interact with the queue system, and the queue descriptor in particular. This invention can also allow a number of queued to be set up in the memory which is not limited by hardware.
In the embodiments, a read commit occurs as a consequence of receipt of an acknowledgement that data read out of a queue is no longer required. Similarly, a write commit occurs as a consequence of receipt of an acknowledgement that data occurs as a consequence of receipt of an acknowledgement that data written to a queue is to be made available for reading.
REFERENCES:
patent: 5237564 (1993-08-01), Lespagnol et al.
patent: 5410650 (1995-04-01), Sasaki et al.
patent: 5809263 (1998-09-01), Farmwald et al.
patent: 5870627 (1999-02-01), O'toole et al.
patent: 6061690 (2000-05-01), Nori et al.
patent: 6308238 (2001-10-01), Smith et al.
patent: 6453369 (2002-09-01), Imamura et al.
patent: 6532503 (2003-03-01), Lindeborg et al.
patent: 0 273 083 (1986-12-01), None
patent: 0 241 129 (1987-10-01), None
patent: 0 382 699 (1990-01-01), None
patent: 1 454 290 (1972-12-01), None
patent: 2 267 588 (1993-12-01), None
patent: 2 330 479 (1999-04-01), None
patent: 2 350 533 (2000-11-01), None
patent: WO 84/00835 (1984-03-01), None
patent: WO 88/07298 (1988-09-01), None
Aweya, “On the design of IP routers Part 1: Router Architectures,”Journal of Systems Architecture, 46:483-511, 2000.
Hodson et al., “Skew detection and compensation for internet audio applications,”Int. Conf. On Multimedia and Expo 2000, ICME 2000, New York, 3:1687-1690, 2000.
“Packetized Voice Recorder,” IBM Technical Disclosure Bulletin, vol. 30, No. 12, pp 257-265, 1988.
“Sequential access buffer control,” IBM Technical Disclosure Bulletin, vol. 9. No. 4, pp 374-375, 1966.
Goudie Alistair
Helliwell Colin
Jones Marcus
Gaffin Jeffrey
Gray Cary Ware & Freidenrich LLP
Mai Rijue
Zarlink Semiconductor Limited
LandOfFree
Data queue system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data queue system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data queue system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3232382