Data processor with improved loop handling utilizing improved re

Details Data processor with improved loop handling utilizing improved re Data processor with improved loop handling utilizing improved re

1992-11-16

1995-08-01

Bowler, Alyssa H.

Boots, shoes, and leggings

395800, 39542102, 39542105, 395412, 3647293, 3642476, 3642477, 3642633, 364DIG1, G06F 300

Patent

active

054386691

ABSTRACT:
A plurality of physical registers greater in number than can be addressed by instructions are provided. The physical registers are divided into a plurality of partial groups or windows. Each of the physical registers is specified by a physical register number determined by a combination of the number of the window and a register number contained in the window. The window number is indicated by a current floating point window pointer stored in a current floating point window pointer register. In executing a vector calculation program having repetitive loops of an instruction sequence, the window is changed for each loop by changing the value of the current floating point window pointer. Vector data to be calculated at the i-th loop is read from a main memory at the loop before the i-th loop. The calculated result of the vector data at the i-th loop is stored in the main memory at the loop after the i-th loop, thereby eliminating performance degradation to be caused by a slow data read time and improving the operation speed.

REFERENCES:
patent: 4376297 (1983-03-01), Anderson et al.
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4569018 (1986-02-01), Hummel et al.
patent: 4574349 (1986-03-01), Rechtchaffen
patent: 4580240 (1986-04-01), Watanabe
patent: 4617625 (1986-10-01), Nagashima et al.
patent: 4755931 (1988-07-01), Abe
patent: 4760545 (1988-07-01), Inagami et al.
patent: 4812974 (1989-03-01), Wada et al.
patent: 4888682 (1989-12-01), Ngai et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5036453 (1991-07-01), Renner et al.
patent: 5179682 (1993-01-01), Jensen
patent: 5214786 (1993-05-01), Watanabe et al.
Garner et al. "The Scalable Processor Architecture (SPARC)" IEEE 1988, pp. 278-283.
Halstead, Jr. et al. "MASA: A Multi-Threaded Processor Architecture for Parallel Symbolic Computing" IEEE 1988, pp. 443-451.
Miller, D. R., et al. "Exploiting Large Register Sets," Microprocessors and Microsystems, vol. 14, No. 6, Jul./Aug. 1990, pp. 333-340 (English).
Dehnert, James C., et al. "Overlapped Loop Support in the Cydra 5," Computer Architecture News, vol. 17, No. 2, Apr. 1989, pp. 26-38. (English).
Hennessy, J. L. and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1990, pp. 314-318 and 450-454. (in English) (items 2 and 3 on the Information Disclosure Statement).

Affiliated with

Also associated with

Rating

Data processor with improved loop handling utilizing improved re does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor with improved loop handling utilizing improved re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with improved loop handling utilizing improved re will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-739561