Data processor unit for high-throughput wireless communications

Details Data processor unit for high-throughput wireless communications Data processor unit for high-throughput wireless communications

2005-09-02

2010-02-23

Marcelo, Melvin (Department: 2416)

Multiplex communications

Channel assignment techniques

Details of circuit or interface for connecting user to the...

Reexamination Certificate

active

07668193

ABSTRACT:
A data processor unit includes at least two operation-execution units, each one adapted to receive input data, perform a respective operation on the input data and outputting output data resulting after applying said operation; the data processor unit further includes: a data storage unit including at least two individually-accessible memory devices adapted to store data; a programmable controller adapted to be programmed so as to execute a selected program; a first data routing circuit arrangement adapted to receive data from the at least two memory devices, from the programmable controller and from a second data routing circuit arrangement, and for selectively routing selected ones among the received data to the input of the operation-execution units; the second data routing circuit arrangement is adapted to receive the output data outputted by the operation-execution units and to selectively route the output data to the at least two memory devices, to the programmable controller, and to the first data routing circuit arrangement. The programmable controller is operatively coupled to the at least two operation-execution units, to the first and second data routing circuit arrangements, and to the at least two memory devices for controlling the operation thereof.

REFERENCES:
patent: 6539438 (2003-03-01), Ledzius et al.
patent: 2006/0120342 (2006-06-01), Christensen et al.
patent: 2008/0320221 (2008-12-01), Fujii
patent: 2 395 306 (2004-05-01), None
patent: 2004114128 (2004-12-01), None
Luecke, James and Jordan, Michael; Programmable Digital Receiver Architecture for High Data Rate and Multichannel Communications Applications; Interstate Electronic Corporation; IEEE 1990; pp. 1256-1260.
Chen, Chi-Kuang, Tseng, Po-Chih, Chang, Yung-Chi, and Chen, Liang-Gee; A Digital Signal Processor with Programmable Correlator Array Architecture for Third Generation Wireless CommunicationSystem; IEEE 2001; pp. 1110-1120.
Kumura, Takahiro, Ishii, Daiji, Ikekawa, Masao, Kuroda, Ichiro, Yoshida, Makoto; A Low-Power Programmable DSP Core Architecture for 3G Mobile Terminals; IEEE 2001; pp. 1017-1020.
Rajagopal, Sridhar, Rixner, Scott, Cavallaro, Joseph; A Programmable Baseband Processor Design for Software Defined Radios; IEEE 2002 pp. III-413-416.
Verbauwhede, Ingrid, Touriguian, Mihran, Gupta, Kumkum, Muwaft, Jumana, Yick, Karl, Fettwels, Gerhard; A Low Power DSP Engine for Wireless Communications; IEEE 1996, pp. 471-480.
European Search Report, European Application No. EP 06 11 9703, dated Jan. 11, 2007, 3 pages.
Braunes et al. (2004) “RECAST: An Evaluation Framework for Coarse-Grain Reconfigurable Architectures”; International Conference on Architecture of Computing Systems, Augsburg, Germany, Mar. 23-26, 2004 Proceedings, pp. 156-166.
Hong et al. (2005) “Domain specific reconfigurable processing core architecture for digital filtering applications”; Journal of VLSI Signal Processing Systems For Signal, Image, and Video Technology, Kluwer Academic Publishers, Netherlands; 40(2):239-259.
Lo Iaconoet al. (2005) “Serial block processing for multi-code WCDMA frequency domain equalization”; Wireless Communications and Network Conference, 2005 IEEE New Orleans, LA, Mar. 13-17, 2005, Piscataway, NJ, pp. 164-170.
Lo Iacono et al. (2006) “ASIP architecture for multi-standard wireless terminals”; 2006 Design Automation and Test in Europe (IEEE Cat. No. 06EX1285C), IEEE Piscataway, NJ, p. 6.
B. Middha et al., “A trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units,” 15th International Symposium on System Synthesis, ISSS, Kyoto, Japan, Oct. 2-4, 2002, International Symposium on System Synthesis, ISSS, New York, NY,, Oct. 2, 2002, pp. 2-7.
F. Barat et al., “Reconfigurable instruction set processors: a survey,” Proceedings, IEEE International Workshop on Rapid System Prototyping, 2000, pp. 168-173.
F. Barat et al., “Reconfigurable instruction set processors: an implementation platform for interactive multimedia applications,” Conference Record of the 35th Asilomar Conference on Signals, Systems & Computers, Pacific Groove, CA, Nov. 4-7, 2001, Asilomar Conference on Signals, Systems & Computers, New York, NY, vol. 1 of 2, conf. 35, Nov. 4, 2001, pp. 481-485.

Affiliated with

Also associated with

Rating

Data processor unit for high-throughput wireless communications does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor unit for high-throughput wireless communications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor unit for high-throughput wireless communications will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4227288