Computer graphics processing and selective visual display system – Computer graphics display memory system – Graphic display memory controller
Reexamination Certificate
2005-10-11
2005-10-11
Chauhan, Ulka J. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Graphic display memory controller
C345S531000, C345S541000, C345S503000, C711S151000, C711S167000, C711S168000
Reexamination Certificate
active
06954206
ABSTRACT:
In order to reduce degradation of the processing performance of the data processor due to use of a part of the main memory as a display frame buffer, when an access request to the memory200is generated from the CPU310, the memory controller400holds it once, requests the display controller560to stop the access to the memory200which is in execution, when data to the access executed already is transferred from the memory200, holds it, and transfers the access request from the CPU bus310which is held by the memory200. When the access from the CPU bus310ends, the memory controller400restarts the access stopped in the display controller560and passes the held data to the display controller560.
REFERENCES:
patent: 5276798 (1994-01-01), Peaslee et al.
patent: 5432920 (1995-07-01), Yazawa et al.
patent: 5548793 (1996-08-01), Sprague et al.
patent: 5598526 (1997-01-01), Daniel et al.
patent: 5623634 (1997-04-01), Liu
patent: 5657055 (1997-08-01), Kansal et al.
patent: 5673416 (1997-09-01), Chee et al.
patent: 5699540 (1997-12-01), Vanka et al.
patent: 5706478 (1998-01-01), Dye
patent: 5748203 (1998-05-01), Tang et al.
patent: 5748920 (1998-05-01), Mills et al.
patent: 5748968 (1998-05-01), Nally et al.
patent: 5768445 (1998-06-01), Troeller et al.
patent: 5790138 (1998-08-01), Hsu
patent: 5796412 (1998-08-01), Kim
patent: 5796413 (1998-08-01), Shipp et al.
patent: 5801720 (1998-09-01), Norrod et al.
patent: 5805854 (1998-09-01), Shigeeda
patent: 5805905 (1998-09-01), Biswas et al.
patent: 5815167 (1998-09-01), Muthal et al.
patent: 5818464 (1998-10-01), Wade
patent: 5860114 (1999-01-01), Sell
patent: 5911051 (1999-06-01), Carson et al.
patent: 5940087 (1999-08-01), Katsura et al.
patent: 5946468 (1999-08-01), Witt et al.
patent: 5983327 (1999-11-01), Achilles et al.
patent: 6002411 (1999-12-01), Dye
patent: 6104417 (2000-08-01), Nielsen et al.
patent: 6178481 (2001-01-01), Krueger et al.
patent: 6226695 (2001-05-01), Kaiser et al.
patent: 06-083695 (1994-03-01), None
patent: 07-044487 (1995-02-01), None
patent: 07-311730 (1995-11-01), None
patent: WO - 95/15525 (1995-06-01), None
patent: WO - 96/16371 (1996-05-01), None
Inuzuka Tatsuki
Katsura Koyo
Matsuo Shigeru
Nakatsuka Yasuhiro
Shimomura Tetsuya
Chauhan Ulka J.
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
LandOfFree
Data processor having unified memory architecture using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor having unified memory architecture using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor having unified memory architecture using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3459056