Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-07-03
2007-07-03
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
Reexamination Certificate
active
11014885
ABSTRACT:
A data processor has a first cache memory with a large capacity and one port and a second cache memory with a small capacity and two ports disposed between a main memory and an instruction processing section. Data which is frequently used is stored in the first cache memory and data which is less frequently used is stored in the second cache memory under control of a controller responsive to prefetch instructions. One of the cache memories may be a set associative cache memory composed of a plurality of memory chips each having at least two memory banks and an output part to gain access to data sets consecutively and one at a time within the memory banks. On the basis of an address sent from the instruction processing section, a memory bank is selected, and a data set from the selected memory bank is supplied to the processing section.
REFERENCES:
patent: 5185878 (1993-02-01), Baror et al.
patent: 5226133 (1993-07-01), Taylor et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5375216 (1994-12-01), Moyer et al.
patent: 5404484 (1995-04-01), Schlansker et al.
patent: 5561781 (1996-10-01), Braceras et al.
patent: 5822757 (1998-10-01), Chi
patent: 5848432 (1998-12-01), Hotta et al.
patent: 6275902 (2001-08-01), Hotta
patent: 6587927 (2003-07-01), Hotta
patent: 449540 (1991-10-01), None
patent: 0496439 (1992-07-01), None
patent: 54009535 (1979-01-01), None
patent: 6120156 (1986-01-01), None
patent: 01280850 (1989-11-01), None
patent: 4270431 (1991-10-01), None
patent: 5143451 (1993-06-01), None
Intel, “Intel 386 DX Microprocessor Hardware Reference Manual”, 1991, pp. 7-3 to 7-8 and 7-20 to 7-22.
Hennessay et al, “Computer Architecture A. Quatitative Approach”, 1990, pp. 460-465.
Hotta Takashi
Kurihara Toshihiko
Osumi Akiyoshi
Saito Koji
Sawamoto Hideo
Ellis Kevin L.
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
LandOfFree
Data processor having cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor having cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor having cache memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3723724