Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-05-24
2005-05-24
Peikari, B. James (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S213000
Reexamination Certificate
active
06898671
ABSTRACT:
The data processor has a set-associative cache memory capable of performing associative operation using tag information for an indexed cache line. The cache memory includes way prediction part for performing a selection of a way based on the prediction in parallel with the associative operation, generation part for generating way selection determining information based on the associative operation using the subsequent access address during a penalty cycle caused by a prediction miss of the way prediction part, and control part for making a way selected for the subsequent access address after the penalty cycle on the basis of the way selection determining information. Since a way to be hit at the subsequent cache access can be predetermined during the preceding penalty cycle, the cumulative number of penalty cycles can be reduced.
REFERENCES:
patent: 5845323 (1998-12-01), Roberts et al.
patent: 5918245 (1999-06-01), Yung
patent: 6073230 (2000-06-01), Pickett et al.
patent: 6356990 (2002-03-01), Aoki et al.
patent: 6418525 (2002-07-01), Charney et al.
patent: 6581140 (2003-06-01), Sullivan et al.
patent: 6643739 (2003-11-01), Van De Waerdt et al.
patent: 7-334423 (1994-06-01), None
Michael D. Powell et al., “Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping,” Proceedigs of the 34thInternational Symposium on Microarchitecture (2001).
Ito Masayuki
Nishimoto Junichi
A. Marquez, Esq. Juan Carlos
Fisher Esq. Stanley P.
Peikari B. James
Reed Smith LLP
Renesas Technology Corporation
LandOfFree
Data processor for reducing set-associative cache energy via... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor for reducing set-associative cache energy via..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor for reducing set-associative cache energy via... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3457945