Data processor control subsystem

Details Data processor control subsystem Data processor control subsystem

1980-09-12

1983-08-23

Nusbaum, Mark E.

Boots, shoes, and leggings

G06F 900

Patent

active

044007760

ABSTRACT:
An improved data processor control subsystem in which a cycle counter having a plurality of cascade-connected stages also comprises one or more supplemental or dummy stages, which can be selectively inserted or removed from the chain of cascade-connected stages, to alter the number of sub-cycles in an operating cycle, thereby decreasing the complexity of associated decoding circuitry.

REFERENCES:
patent: 3426328 (1969-02-01), Gunderson et al.
patent: 3611307 (1971-10-01), Podvin
patent: 3614745 (1971-10-01), Podvin
patent: 3962683 (1976-06-01), Brown et al.
patent: 4040021 (1977-08-01), Birchall et al.
patent: 4047245 (1977-09-01), Knipper
Albers, Variable Radix Shift Counter, IBM Technical Disclosure Bulletin, vol. 19, No. 11, Apr. 1977, pp. 4201-4202.
Barton et al, Clock Pulse Stretching Technique, IBM Technical Disclosure Bulletin, vol. 21, No. 8, Jan. 1979, pp. 3218-3219.
Spengler, Clock Circuit, IBM Technical Disclosure Bulletin, vol. 18, No. 3, Aug. 1975, pp. 867-868.

Affiliated with

Also associated with

Rating

Data processor control subsystem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor control subsystem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor control subsystem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1950050