Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2011-06-14
2011-06-14
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C712S225000
Reexamination Certificate
active
07962728
ABSTRACT:
The data processor executes an instruction having a direction for write to a reference register of other instruction flow and an instruction having a direction for reference register invalidation. The data processor is arranged as a data processor having typical functions as an integrated whole of processors (CPU1and CPU2) which execute simple instruction flows. When executing the instruction having a direction for write to a reference register of other instruction flow, the processor confirms whether a write register is invalid. The processor waits for the register to be made invalid, if the register is not invalid, and performs write if the register is invalid. After having executed the instruction having a direction for reference register invalidation, the processor invalidates the register to which a reference has been made. When the reference register is invalid, execution of the referring instruction is suspended until it is made valid.
REFERENCES:
patent: 5440750 (1995-08-01), Kitai et al.
patent: 5603005 (1997-02-01), Bauman et al.
patent: 6115803 (2000-09-01), Hayashi et al.
patent: 6199156 (2001-03-01), Yoder et al.
patent: 6925014 (2005-08-01), Fischaber et al.
patent: 2003/0093654 (2003-05-01), Harris
patent: 2005/0021898 (2005-01-01), Alverson et al.
patent: 2005/0044319 (2005-02-01), Olukotun
patent: 2005/0066131 (2005-03-01), Biles et al.
patent: 2005/0273579 (2005-12-01), Elmer
patent: 2006/0080589 (2006-04-01), Holm et al.
patent: 2006/0190702 (2006-08-01), Harter et al.
Weaver, David L. etal., The SPARC Architecture Manual, 1994, Sprac International. Inc., Version 9, 399 pages.
“The Alpha 21264 Microprocessor” Mar.-Apr. 1999, IEEE MICRO, pp. 24-36.
Zhou, H., “Dual-Core Execution: Building a Highly Scalable Single-Tread Instruction Window”, 2005, IEEE, 12 pages.
A. Marquez, Esq. Juan Carlos
Coleman Eric
Hitachi , Ltd.
Stites & Harbison PLLC
LandOfFree
Data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2677240