Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2000-03-16
2003-06-10
Butler, Dennis M. (Department: 2185)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C713S503000
Reexamination Certificate
active
06578155
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to a data processing system and, more particularly, to an apparatus and method for partitioning a signal interface into multiple groups, each controlled by a separate clock.
BACKGROUND OF THE INVENTION
Known data processing systems typically include one or more processing components that have a defined signal interface and protocol to facilitate communication with other components. In most cases, the interface is controlled by a single, fixed synchronous clock. A single clock keeps the design simple, but limits the ability to isolate timing problems, recover from errors, manage power and otherwise run certain interfaces at different frequencies than other interfaces.
The use of multiple clocks in data processing systems is known. For example, U.S. Pat. No. 5,790,609 to Swoboda discloses a data processing system featuring multiple clock inputs delivered to a single multiplexer. When it is desirable to run the data processing system at a slower rate, for example to conserve power, then instructions are generated causing the multiplexer to change its clock output from a faster clock input to a slower clock input. Unfortunately, providing only a single clock output at different selectable frequencies does not address the need to provide certain input/output signals within a data processing system at one frequency or skew and other input/output signals at a different frequency or skew.
SUMMARY OF THE INVENTION
One aspect of the present invention is a data processing system comprising a plurality of processing components, each connected to at least one other of the processing components. The system also includes a plurality of clock sources, each providing a clock signal, and a plurality of controllers associated with each of the processing components. In addition, the system includes a plurality of clock select registers, each providing a clock select signal, and a plurality of multiplexers, each connected to the plurality of clock sources, to two or more of the plurality of controllers, and to one of the clock select registers. Each of the multiplexers provides as an output to the two or more of the plurality of controllers one of the clock signals in response to a clock select signal provided by the one clock select register.
Another aspect of the present invention is a method of providing clock signals in a data processing system having a plurality of processing components and a plurality of controllers associated with the processing components. As the first step in the method, a plurality of different clock signals is provided. Next, one of the plurality of clock signals is selected for each of the plurality of controllers. Finally, the selected ones of the plurality of clock signals is provided to the plurality of controllers in parallel.
REFERENCES:
patent: 3715729 (1973-02-01), Mercy
patent: 4979191 (1990-12-01), Bond et al.
patent: 5305452 (1994-04-01), Khan et al.
patent: 5412311 (1995-05-01), Rothermel
patent: 5511212 (1996-04-01), Rockoff
patent: 5680594 (1997-10-01), Charneski et al.
patent: 5717697 (1998-02-01), Yin
patent: 5790609 (1998-08-01), Swoboda
patent: 5799176 (1998-08-01), Kapusta et al.
patent: 5815693 (1998-09-01), McDermott et al.
patent: 5838339 (1998-11-01), Silverbrook
patent: 5903746 (1999-05-01), Swoboda et al.
patent: 5926053 (1999-07-01), McDermott et al.
patent: 5978926 (1999-11-01), Ries et al.
patent: 5987620 (1999-11-01), Tran
Faucher Marc R.
Smith Jack R.
Butler Dennis M.
Downs Rachlin & Martin PLLC
International Business Machines - Corporation
LandOfFree
Data processing system with adjustable clocks for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system with adjustable clocks for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with adjustable clocks for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3140454