Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2007-09-25
2007-09-25
Pan, Daniel (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S022000
Reexamination Certificate
active
10657797
ABSTRACT:
Various load and store instructions may be used to transfer multiple vector elements between registers in a register file and memory. A cnt parameter may be used to indicate a total number of elements to be transferred to or from memory, and an rcnt parameter may be used to indicate a maximum number of vector elements that may be transferred to or from a single register within a register file. Also, the instructions may use a variety of different addressing modes. The memory element size may be specified independently from the register element size such that source and destination sizes may differ within an instruction. With some instructions, a vector stream may be initiated and conditionally enqueued or dequeued. Truncation or rounding fields may be provided such that source data elements may be truncated or rounded when transferred. Also, source data elements may be sign- or unsigned-extended when transferred.
REFERENCES:
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4677547 (1987-06-01), Omoda et al.
patent: 4744043 (1988-05-01), Kloker
patent: 4760545 (1988-07-01), Inagami et al.
patent: 4825361 (1989-04-01), Omoda et al.
patent: 4903195 (1990-02-01), Honma
patent: 4918600 (1990-04-01), Harper et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5206822 (1993-04-01), Taylor
patent: 5361354 (1994-11-01), Greyzck
patent: 5390352 (1995-02-01), Kinoshita
patent: 5450607 (1995-09-01), Kowalczyk et al.
patent: 5475852 (1995-12-01), Yoshida et al.
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5664145 (1997-09-01), Apperley et al.
patent: 5669013 (1997-09-01), Watanabe et al.
patent: 5697788 (1997-12-01), Ohta
patent: 5717947 (1998-02-01), Gallup et al.
patent: 5719998 (1998-02-01), Ku et al.
patent: 5764787 (1998-06-01), Nickerson
patent: 5799163 (1998-08-01), Park et al.
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5870596 (1999-02-01), Yoshida
patent: 5887183 (1999-03-01), Agarwal et al.
patent: 5903769 (1999-05-01), Arya
patent: 6052766 (2000-04-01), Betker et al.
patent: 6081880 (2000-06-01), Sollars
patent: 6170001 (2001-01-01), Hinds et al.
patent: 6192384 (2001-02-01), Dally et al.
patent: 6202130 (2001-03-01), Scales et al.
patent: 6292886 (2001-09-01), Makineni et al.
patent: 6381687 (2002-04-01), Sandstrom et al.
patent: 6513107 (2003-01-01), Ansari
patent: 6598221 (2003-07-01), Pegatoquet et al.
patent: 6647546 (2003-11-01), Hinker et al.
patent: 6665749 (2003-12-01), Ansari
patent: 6898691 (2005-05-01), Blomgren et al.
patent: 6950922 (2005-09-01), Chung et al.
patent: 6986023 (2006-01-01), Paver et al.
patent: 2003/0167460 (2003-09-01), Desai et al.
patent: 2004/0117595 (2004-06-01), Norris et al.
patent: 2005/0053012 (2005-03-01), Moyer
patent: 2005/0055535 (2005-03-01), Moyer et al.
patent: 2005/0055543 (2005-03-01), Moyer
Kavi, Kirshna M. et al.; “A Formal Definition of Data Flow Graph Models”; IEEE; 1986.
Talla, Deependra; “Architectural Techniques to Accelerate Multimedia Applications on General-Purpose Processors”; University of Texas Doctoral Dissertation: Aug. 2001; 94-125 (Chapters 6 and 7); University of Texas, Austin, Texas.
Talla, Deependra; “Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements”; IEEE Transactions of Computers; Aug. 2003; pp. 1015-1031; vol. 62, No. 8; IEEE.
Wulf, WM. A., “Evaluation of the WM Architecture”, ACM ; Jul. 1992; pp. 382-390.
Related U.S. Appl. No. 09/591,938 filed Jun. 12, 2000.
Related application filed concurrently herewith.
Related application filed concurrently herwith.
Essick, IV Raymond B.
Lucas Brian Geoffrey
May Philip E.
Moat Kent Donald
Moyer William C.
Chiu Joanna G.
Freescale Semiconductor Inc.
King Robert L.
Pan Daniel
Singh Ranjeev
LandOfFree
Data processing system using multiple addressing modes for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system using multiple addressing modes for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system using multiple addressing modes for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746484