Data processing system preventing configuration cycles to...

Details Data processing system preventing configuration cycles to... Data processing system preventing configuration cycles to...

2005-07-26

2005-07-26

Peikari, B. James (Department: 2186)

Electrical computers and digital data processing systems: input/

Interrupt processing

C710S008000, C710S010000, C710S013000, C710S104000, C711S170000, C711S152000

Reexamination Certificate

active

06922746

ABSTRACT:
In one embodiment of the present invention, a process that uses a first processor is provided. The process includes the operation of blocking by the first processor of completion by a second processor of a configuration cycle. The process also includes the operation of selecting by the first processor of one procedure from a plurality of procedures that are associated with respective types of circuitry that may be used to permit the first processor to control a device. The one procedure is associated with one of the respective types of circuitry that is actually available to be used by the first processor.

REFERENCES:
patent: 5359715 (1994-10-01), Heil et al.
patent: 6179489 (2001-01-01), So et al.
patent: 6260094 (2001-07-01), Davis et al.
patent: 6298370 (2001-10-01), Tang et al.
patent: 2003/0182482 (2003-09-01), Creta et al.
Adaptec—Adaptec SCSI RAID 2000S Support.
Adaptec—Adaptec SCSI RAID 2005S Support.
Adaptec—Motherboard Partners and Compatibilty.
Adaptec—Adaptec SCSI RAID 2005S Technical SPecs.
Adpatec—Adaptec Article: Zero Channel RAID Frequently Asked Questions.
Intel Corp., Product Brief, Intel Server Board SCB2.
Serial ATA: High Speed Serialized AT Attachment Revison 1.0, Aug. 29, 2001.
Super0, Super P3TDDR, User's Manual, Revision 1.0a.
PCI Local Bus, PCI BIOS Specification, Revision 2.1 Aug. 26, 1994.
PCI Local Bus, PCT-to-PCI Bridge Architecture Specification, Revison 1.1, Dec. 16, 1998.
PCI Local Bus, PCI Local Bus Specification, Revision 2.2, Dec. 18, 1998.
PCI Local Bus, Mini PCI Specification, Revision 1.0, Oct. 25, 1999.
PCI Local Bus, PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a, Jul. 24, 2000.
PCI Local Bus, PCI Local Bus Specification, Revision 2.3, Mar. 29, 2002.
PCI Local Bus, Appendix D, Class Codes.
PCI Local Bus, Appendix H, Capability IDs, 0003.13.
R. Russell, BIOS Basics Online!, Jun. 5, 2001, one page.
A. Tischenko, “Zero-Channel RAID. The Economic Approach”, Computer Review Online!, four pages.
Intel Corporation, “DK440LX Motherboard—Technical Product Specification”, Oct. 1997, 106 pages.
Intel Corporation, “MROMB Design Considerations Using the Intel 80303 I/O Processor—Application Note” Sep. 2001, 15 pages.
Copy of PCT Search Report dated Apr. 19, 2004.

Affiliated with

Also associated with

Rating

Data processing system preventing configuration cycles to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system preventing configuration cycles to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system preventing configuration cycles to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3392537