Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2006-03-21
2006-03-21
Patel, Hetul (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S104000, C711S111000, C711S112000, C711S113000
Reexamination Certificate
active
07017024
ABSTRACT:
A data processing system having no system memory is disclosed. The data processing system includes multiple processing units. The processing units have volatile cache memories operating in a virtual address space that is greater than a real address space. The processing units and the respective volatile memories are coupled to a storage controller operating in a physical address space that is equal to the virtual address space. The processing units and the storage controller are coupled to a hard disk via an interconnect. The storage controller allows the mapping of a virtual address from one of the volatile cache memories to a physical disk address directed to a storage location within the hard disk without transitioning through a real address.
REFERENCES:
patent: 4747044 (1988-05-01), Schmidt et al.
patent: 4974167 (1990-11-01), Anderson et al.
patent: 4982402 (1991-01-01), Beaven et al.
patent: 5193184 (1993-03-01), Belsan et al.
patent: 5247638 (1993-09-01), O'Brien et al.
patent: 5394537 (1995-02-01), Courts et al.
patent: 5497355 (1996-03-01), Mills et al.
patent: 5809566 (1998-09-01), Charney et al.
patent: 6061774 (2000-05-01), Witek
patent: 6098151 (2000-08-01), Tsuchida
patent: 6262995 (2001-07-01), Kwak
patent: 6317815 (2001-11-01), Mayer et al.
patent: 6341325 (2002-01-01), Franaszek et al.
patent: 6438663 (2002-08-01), Agarwal et al.
patent: 6493811 (2002-10-01), Blades et al.
patent: 6523096 (2003-02-01), Sanada et al.
patent: 6795897 (2004-09-01), Benveniste et al.
patent: 2003/0033479 (2003-02-01), Gruner et al.
patent: 2004/0068680 (2004-04-01), Mohammad
patent: 2005/0125593 (2005-06-01), Karpoff et al.
B. Jacob,Segmented Addressing Solves the Virtual Cache Synonym Problem, Technical Report UMD-ECAL-97-01, University of Maryland, 1997, pp. 1-10.
Lai et al.,A Memory Management Unit and Cache Controller for the MARS System, Microprogramming and Microarchitecture; Micro 23; Proceedings of the 23rdAnnual Workshop and Symposium, Workshop on Nov. 27-29, 1990; pp. 200-208.
Khalidi et al.,Virtual Memory Support for Multiple Page Sizes; Workstation Operating Systems, 1993; Proceedings, Fourth Workshop on, Oct. 14-15, 1993; pp. 104-109.
Arimilli Ravi Kumar
Dodson John Steven
Ghai Sanjeev
Wright Kenneth Lee
Dillon & Yudell LLP
International Business Machines - Corporation
Patel Hetul
Salys Casimer K.
LandOfFree
Data processing system having no system memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system having no system memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having no system memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3544229