Data processing system having interlinked fast and slow memory m

Details Data processing system having interlinked fast and slow memory m Data processing system having interlinked fast and slow memory m

1981-01-19

1984-11-20

Thomas, James D.

Boots, shoes, and leggings

G06F 922, G06F 932

Patent

active

044842619

ABSTRACT:
A data processing system has two independent read only memories. Each read only memory (ROM) has an individual associated program counter. Table lookup is accomplished by having an instruction signal pattern output from one ROM conditionally advance the program counter of the other ROM. Upon completion of the output from the first ROM, control is transferred to the second ROM, with the second ROM's program counter containing a predetermined value equivalent to the table lookup value desired, or to a branch word pointing to a value or routine in the second ROM. In the preferred embodiment, the execution of a particular data signal pattern (CALL) in a fast read only memory (said first ROM) causes the program counter for the second ROM (main program counter) to advance one step forward in the program count sequence. Thus, for example, if a number represents the table entry value and is decremented in the fast ROM, decrementing once during each execution of a CALL instruction signal pattern in said fast ROM, then upon return to the main ROM, the main program counter will point to the desired entry point in the main ROM. Thus, the data signal stored pattern (routine) stored in the fast ROM may be any routine which executes a variable number of CALLs and the main ROM entry point may contain values to be directly used or may contain data signal patterns representing the beginning of new program routines in the main ROM.

REFERENCES:
patent: Re30671 (1981-07-01), Poland
patent: 4251862 (1981-02-01), Murayama
patent: 4307445 (1981-12-01), Tredennick et al.
patent: 4323963 (1982-04-01), Wu
patent: 4325121 (1982-04-01), Gunter et al.
patent: 4337510 (1982-06-01), Maezumi
patent: 4366540 (1982-12-01), Berglund et al.
patent: 4424563 (1984-01-01), Lynch

Affiliated with

Also associated with

Rating

Data processing system having interlinked fast and slow memory m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system having interlinked fast and slow memory m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having interlinked fast and slow memory m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2192681