Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Patent
1997-09-23
2000-02-01
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
712 23, 712222, G06F 1500
Patent
active
060214880
ABSTRACT:
An FPSCR (Floating Point Status and Control Register) mechanism supports out-of-order floating point unit instruction execution. The FPSCR mechanism provides appropriate reporting of exceptions to a re-order buffer implemented within a data processing system to allow precise interrupts during out-of-order instruction execution. Additionally, the FPSCR mechanism allows for the retention of the appropriate status and control history information in an FPSCR rename buffer to allow the floating points status and control register to be maintained as though instructions were being executed in order. Additionally, the FPSCR mechanism generates the FPSCR's sticky exception status in concordance with reporting appropriate status to the previously mentioned re-order buffer and saving history into the FPSCR rename buffer. Furthermore, the FPSCR mechanism generates non-sticky status bits in addition to an FPU pipe state for retention in the FPSCR rename buffer in addition to an instruction issue mechanism that supports the generation of FPU pipe state bits to support calculation of non-sticky status bits stored within the FPSCR. By implementing each of these functions, the FPSCR mechanism permits the out-of-order execution of eligible floating point unit instructions.
REFERENCES:
patent: 5500943 (1996-03-01), Ho et al.
patent: 5634103 (1997-05-01), Dietz et al.
patent: 5751946 (1998-05-01), Afsar et al.
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5826070 (1998-10-01), Olson et al.
patent: 5828895 (1998-12-01), Chan et al.
Edited by Cathy May, Ed Silha, Rick Simpson, Hank Warren, International Business Machines, Inc., The PowerPC Architecture: A Specification for a New Family of RISC Processors, Morgan Kaufmann Publishers, Inc., pp. 137-141,and 193-196.
Eisen Susan Elizabeth
Phillips James Edward
Donaghue Larry D.
England Anthony V. S.
International Business Machines Corp.
Newberger Barry S.
LandOfFree
Data processing system having an apparatus for tracking a status does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system having an apparatus for tracking a status, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having an apparatus for tracking a status will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946231