Data processing system having an adaptive priority controller

Details Data processing system having an adaptive priority controller Data processing system having an adaptive priority controller

2001-08-10

2004-12-14

Vo, Tim (Department: 2112)

Electrical computers and digital data processing systems: input/

Access locking

C710S116000, C710S113000

Reexamination Certificate

active

06832280

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to data processors, and more specifically to data processors having an adaptive priority controller.
RELATED ART
Microprocessors with separate instruction and data caches generally need to prioritize requests to a single main memory. The operations on the instruction side of the central processing unit (CPU) include instruction fetches, instruction change of flow fetches, and instruction pre-fetches. The data operations in the CPU include load operations and store operations. Modem data processors also often include write buffers, push buffers for modified cache data, and an instruction cache and data cache (write through or copy back). Since the instruction cache and data cache (including write/push buffers) operate independently, simultaneous requests to the main memory can occur. The main memory and the external peripherals may be running at a fraction of the CPU frequency. Efficient prioritization of requests to the main memory can reduce the number of stall cycles required of the CPU and thus increase the overall system performance. It is thus desirable to more efficiently prioritize multiple requests to the main memory.


REFERENCES:
patent: 4729093 (1988-03-01), Mothersole et al.
patent: 5553268 (1996-09-01), Willenz et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5572734 (1996-11-01), Narad et al.
patent: 5577230 (1996-11-01), Argade et al.
patent: 5904732 (1999-05-01), Greenley et al.
patent: 6014722 (2000-01-01), Rudin et al.
patent: 6029223 (2000-02-01), Klein
patent: 6032232 (2000-02-01), Lindeborg et al.
patent: 6058461 (2000-05-01), Lewchuk et al.
patent: 6108738 (2000-08-01), Chambers et al.
patent: 6145033 (2000-11-01), Chee
patent: 6185637 (2001-02-01), Strongin et al.
patent: 6233645 (2001-05-01), Chrysos et al.
patent: 6671752 (2003-12-01), Rao et al.
MPC603e & EC603e, RISC Microprocessor User's Manual, Chapter 1 Overview, Rev. 1, 1997 Motorola, pp. 1-1 to 1-38.
MC88110, Second Generation RISC Microprocessor User's Manual, Section 6, Instruction and Data Caches, Motorola, pp. 6-1 to 6-45.
Form PCT/ISA/2062.

Affiliated with

Also associated with

Rating

Data processing system having an adaptive priority controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system having an adaptive priority controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having an adaptive priority controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3296706