Data processing system having a Cartesian Controller

Details Data processing system having a Cartesian Controller Data processing system having a Cartesian Controller

2006-09-12

2006-09-12

Butler, Dennis M. (Department: 2115)

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

C712S036000, C712S215000

Reexamination Certificate

active

07107478

ABSTRACT:
A data-processing system includes a data device for selectively storing data and an engine having access to the memory device, the engine supporting a plurality of machine executable programs. A controller is utilized which selectively outputs one of a plurality of instructions to the engine for driving the execution of the programs enabled by the engine, while a clock device is utilized for outputting a synchronizing clock signal comprised of a predetermined number of clock cycles per second. The clock device outputs the synchronizing clock signal to the data device, the engine and the controller. The controller outputs one of the instructions to the engine for execution of one of the programs, while also executing an operation within itself, all within a single clock cycle.

REFERENCES:
patent: 4575818 (1986-03-01), Almy et al.
patent: 4780811 (1988-10-01), Aoyama et al.
patent: 4907148 (1990-03-01), Morton
patent: 4983958 (1991-01-01), Carrick
patent: 5122984 (1992-06-01), Strehler
patent: 5150430 (1992-09-01), Chu
patent: 5319762 (1994-06-01), Mayer
patent: 5329405 (1994-07-01), Hou et al.
patent: 5373290 (1994-12-01), Lempel et al.
patent: 5440753 (1995-08-01), Hou et al.
patent: 5448733 (1995-09-01), Satoh et al.
patent: 5497488 (1996-03-01), Akizawa et al.
patent: 5602764 (1997-02-01), Eskandari-Gharnin
patent: 5640582 (1997-06-01), Hays et al.
patent: 5758176 (1998-05-01), Agarwal
patent: 5818873 (1998-10-01), Wall et al.
patent: 5828593 (1998-10-01), Schultz et al.
patent: 6089453 (2000-07-01), Kayser et al.
patent: 6145075 (2000-11-01), Henry et al.
patent: 6295534 (2001-09-01), Mann
patent: 6317819 (2001-11-01), Morton
patent: 6405302 (2002-06-01), Ohsuga et al.
patent: 6542989 (2003-04-01), Duranton
patent: 6772268 (2004-08-01), Kristiansen et al.
patent: 7013302 (2006-03-01), Modelski et al.
patent: 2003/0041163 (2003-02-01), Rhoades et al.
patent: 2230119 (1990-10-01), None
patent: WO 01/33352 (2001-05-01), None
patent: WO 01/53933 (2001-07-01), None
Mitu et al., “A CMOS Implementation of a Connex Memory,” pp. 579-582, IEEE, 1997.
Stefan, Gheorghe, “Silicon or Molecules? What's the Best for Splicing?”, Technical Univ. of Bucharest, Dept. of Electronics, pp. 158-181, 1998.
Stefan, Gheorghe, The Connex Memory. “A Physical Support for Tree/List Processing”, Technical Univ. of Bucharest, Dept. of Electronics, pp. 1-22, 1994.
Stefan, Gheorghe and Benea, Robert, “Connex Memories & Rewriting Systems”, Politehnica Univ. of Bucharest, Dept. of Electronics, pp. 1299-1303, 1998.
Stefan, Denisa and Stefan, Gheorghe, “Bi-thread Microcontroller as Digital Signal Processor”, 1997 IEEE.
Hascsi, Zoltan, Mitu, Bogdan, Petre, Mariana and Stefan, Gheorghe, “High-Level Synthesis of an Enhanced Connex Memory” 1996 IEEE, pp. 163-166.
Stefan, G. and Dragnici, F., “Memory Management Unit With a PerformantLRU Circuit” Polytechnic Institute of Bucharesi, pp. 89-96, Jan. 1991.
Thiebaut, Dominique and Stefan, Gheorghe, “Local Alignments of DNA Sequences with the Connex Engine” pp. 1-12, Sep. 2001.
Stefan, Gheorghe and Malita, Mihaela, “The Splicing Mechanism and the Connex Memory” Technical Univ. of Bucharest, Dept. of Electronics; Univ. of Bucharest, Fac. of Mathematics, pp. 225-229, 1997.
Hascsi, Zoltan and Stefan, Gheorghe, “The Connex Content Addressable Memory (C2AM)” “Politehnica” University of Bucharest, Electronics & Telecommunications Dpt., pp. 422-425, Sep. 1995.
Shaw D E et al: “Active Memory Chip: A Brief Survey And Case Study” Circuits, Systems And Signal Processing, Cambridge, MS, US, vol. 6 No. 2, 1987 pp.239-258. XP000747239.
Intel, Intel Architecture Software Developer's Manual—vol. 1: Basic Architecture, Chpt. 4, “Procedure Calls, Interrupts, and Exceptions”.
Shaw, David E. et al., Active Memory Chips: A Brief Study and Case Study, Circuits Systems Signal Process, vol. 6, No. 2, 1987.
Berrached, Ali et al., A Decoupled Access/Execute Architecture for Efficient Access of Structured Data, PA State University, 1993 IEEE.

Affiliated with

Also associated with

Rating

Data processing system having a Cartesian Controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system having a Cartesian Controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system having a Cartesian Controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3580495