Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1994-03-24
1997-09-09
Treat, William M.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711207, 711202, G06F 1210
Patent
active
056665091
ABSTRACT:
A processor (10) has a data cache unit (16) wherein the data cache unit includes a memory management unit (MMU) (32). The MMU contains memory locations within transparent translation registers (TTRs), an address translation cache (40), or a table walk controller (42) which store or generate cache mode (CM) bits which indicate whether a memory access (i.e., a write operation) is precise or imprecise. Precise operations require that a first write operation or bus write instruction be executed with no other operationsnstructions executing until the first operation/instruction completes with or without a fault. Imprecise operations are operations/instruction which may be queued, partially performed, or execution simultaneously with other instructions regardless of faults or bus write operations. By allowing the logical address to determine whether the bus write operation is precise or imprecise, a large amount of system flexibility is achieved.
REFERENCES:
patent: 4473878 (1984-09-01), Zolnowsky et al.
patent: 4763250 (1988-08-01), Keshlear et al.
patent: 4975870 (1990-12-01), Knicely et al.
patent: 5006980 (1991-04-01), Sanders et al.
patent: 5075846 (1991-12-01), Reininger et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5197144 (1993-03-01), Edenfield et al.
patent: 5218678 (1993-06-01), Kelleher et al.
patent: 5278961 (1994-01-01), Mueller
patent: 5287484 (1994-02-01), Nishii et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5440708 (1995-08-01), Takagi
patent: 5446862 (1995-08-01), Ohkami
patent: 5579505 (1996-11-01), Ohkami
Mike Muller, "ARM6 a High Performance Low Power Consumption Macrocell", 1993 IEEE, pp. 80-87.
Hennessy et al., "Computer Architecture . . . ", 1990, pp. 280-287.
Clements, "Microprocessor Systems Design", 1987 pp. 220-223.
Circello Joseph C.
Duerden Richard
Edgington Gregory C.
Ledbetter, Jr. William B.
McCarthy Daniel M.
Coulter Kenneth R.
Motorola Inc.
Treat William M.
Witek Keith E.
LandOfFree
Data processing system for performing either a precise memory ac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system for performing either a precise memory ac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system for performing either a precise memory ac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-76385