Data processing system for performing a trace function and metho

Details Data processing system for performing a trace function and metho Data processing system for performing a trace function and metho

1995-08-30

1999-10-12

Beausoliel, Jr., Robert W.

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

39550044, G06F 1130

Patent

active

059648937

ABSTRACT:
A data processor (3) executes a real time trace function which allows an external development system (7) to dynamically observe internal operations of data processor (3) without assuming a type or availability of an external bus and without significantly impacting the efficiency and speed of the data processor (3). A debug module (10) of data processor (3) provides a parallel output port for providing internal operating information via a DDATA signal and a PST signal. The DDATA signal provides data which reflects operand values and the PST signal provides encoded status information which reflects an execution status of a central processing unit 92). Furthermore, the DDATA signal also provides captured instruction address program flow changes to allow external development system (7) to trace an exact program flow without requiring an externally visible address bus or an externally visible data bus.

REFERENCES:
patent: 3937938 (1976-02-01), Matthews
patent: 4080650 (1978-03-01), Beckett
patent: 4338660 (1982-07-01), Kelley et al.
patent: 4635193 (1987-01-01), Moyer et al.
patent: 4675646 (1987-06-01), Lauer
patent: 4819234 (1989-04-01), Huber
patent: 5053949 (1991-10-01), Allison et al.
patent: 5084814 (1992-01-01), Vaglica et al.
patent: 5132971 (1992-07-01), Oguma et al.
patent: 5157781 (1992-10-01), Harwood et al.
patent: 5165027 (1992-11-01), Krauskopf
patent: 5179696 (1993-01-01), Shouda
patent: 5204864 (1993-04-01), Won
patent: 5291497 (1994-03-01), Ulrich et al.
patent: 5301198 (1994-04-01), Kawasaki
patent: 5313608 (1994-05-01), Takai
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5341500 (1994-08-01), Moyer et al.
patent: 5357628 (1994-10-01), Yuen
patent: 5359608 (1994-10-01), Belz et al.
patent: 5361348 (1994-11-01), Nakamoto
patent: 5367550 (1994-11-01), Ishida
patent: 5371894 (1994-12-01), DiBrino
patent: 5379301 (1995-01-01), Sato et al.
patent: 5410685 (1995-04-01), Banada et al.
patent: 5455936 (1995-10-01), Maemura
patent: 5479652 (1995-12-01), Dreyer et al.
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5517659 (1996-05-01), Bourekas et al.
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5546562 (1996-08-01), Patel
patent: 5623673 (1997-04-01), Gephardt et al.
patent: 5630102 (1997-05-01), Johnson et al.
System/370 Principles of Operation, Chapter 4, Trace Entry, Program-Event Recording, pp. 4-15 through 4-24.
Case, et al., "Architecture of the IBM System/370", 1977 Association for Computing Machinery, Inc., Communications of the ACM, Jan. 1978, vol. 21, No. 1, pp. 73-96.
Sakalay, IBM Technical Disclosure Bulletin, vol. 15, No. 4, pp. 1332-1333, Sep. 1972.
IBM, "IBM System/370 Principles of Operation", IBM 981 3423114, pp. 35-44, Sep. 1974.
Bullions III, et al., "Dynamic Enabling/Disabling of Program Event Recording Range Compare", IBM Technical Disclosure Bulletin, pp. 3608-3609, Feb. 1978.
Chilinski, et al., "Address Comparison", IBM Technical Disclosure Bulletin, vol. 15, No. 5, pp. 1632-1633, Oct. 1972.
Perry, "Dynamic Debugging", IBM Technical Disclosure Bulletin, vol. 15, No. 8, pp. 2953, Feb. 1973.
Circello, Joe, Motorola, Inc., "Optimizing a Variable-Length ISA for Consumer Class Applications," Microprocessor Forum Oct. 18-19, 1994, pp. 18-1 to 18-2.
Circello, Joe, Motorola, Inc. "ColdFire: A Hot Architecture," May 1995 Byte, pp. 173-174.
Motorola, Inc., "PowerPC.TM. 601 RISC Microprocessor User's Manual," 1993, pp. 2-41, to 2-44, 5-49 to 5-50.
Motorola, Inc. "DSP56116 Digital Signal Processor User's Manual," 1990, pp. 16-1 to 16-20.
Motorola, Inc., "DSP96002 IEEE Floating-Point Dual-Port Processor User's Manual," 1989, pp. 10-2 to 10-22.
Motorola, Inc., "MC68040 32-Bit Microprocessor User's Manual", 1989, pp. 9-13 to 9-14.
Motorola, Inc., "MC68332 User's Manual," 1990, pp. 7-5 to 7-6, 7-11 to 7-12, 9-1 to 9-8.
Motorola, Inc., "MC68340 Integrated Processor User's Manual," 1990, pp. 5-67 to 5-70, 5-75 to 5-78, 5-93 to 5-124.
Margulis, Neal, Intel i860.TM. Microprocessor Architecture, 1990, pp. 249-250.
Intel, "80386 Programmer's Reference Manual," 1986, pp. 12-1 to 12-9.
Bullions, "Dynamic Enabling/Disabling of Program Event Recording Range Compare", IBM Technical Disclosure Bulletin, vol. 20, No. 9, pp. 3608-3609, Feb. 1978.
Bursky, "Dedicated Emulation Logic on Chip Debugs Digital Processor's Hardware and Software", Electronic Design, vol. 38, No. 9, p. 29, col. 1, May 1990.

Affiliated with

Also associated with

Rating

Data processing system for performing a trace function and metho does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system for performing a trace function and metho, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system for performing a trace function and metho will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-648115