Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Reexamination Certificate
2011-07-05
2011-07-05
Chen, Alan (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
C710S003000, C710S020000, C710S036000, C710S062000, C711S100000, C714S001000, C714S006130, C714S053000
Reexamination Certificate
active
07975076
ABSTRACT:
When a subject of access of a transaction from an IO device is not any resource allocated to a logical partition to which the device having issued the transaction belongs, a report as an error is sent to a CPU, while the transaction is finished on the IO bus. To prevent a transaction between IO devices from gaining access to any resource in another logical partition, one access permission bit is provided for each combination of all the IO devices, and the access is permitted only when the bit has a predetermined value. A reset signal is provided by IO slot so that only an IO slot allocated to a specific logical partition can be reset without affecting any other logical partition. A transaction issued from an IO device in one logical partition is prevented from gaining access to a resource in another logical partition, while proper error handling can be performed.
REFERENCES:
patent: 4340933 (1982-07-01), Miu et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 5590278 (1996-12-01), Barthel et al.
patent: 5659756 (1997-08-01), Hefferon et al.
patent: 6223299 (2001-04-01), Bossen et al.
patent: 6279046 (2001-08-01), Armstrong et al.
patent: 6330656 (2001-12-01), Bealkowski et al.
patent: 6381682 (2002-04-01), Noel et al.
patent: 6836855 (2004-12-01), Arndt
patent: 2002/0010811 (2002-01-01), Arndt et al.
patent: 2002/0124127 (2002-09-01), Dawkins et al.
patent: 11-353244 (1999-04-01), None
patent: 2000-315197 (2000-03-01), None
patent: 2002-304364 (2002-02-01), None
Japanese Office Action dated Nov. 13, 2007 regarding Japanese Patent Application No. 2003-005241, in Japanese.
Moriki Toshiomi
Tsushima Yuji
Uehara Keitaro
A. Marquez, Esq. Juan Carlos
Chen Alan
Hitachi , Ltd.
Stites & Harbison PLLC
LandOfFree
Data processing system for keeping isolation between logical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system for keeping isolation between logical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system for keeping isolation between logical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2621617