Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-03-23
2009-08-18
Ellis, Kevin L (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C711S118000
Reexamination Certificate
active
07577797
ABSTRACT:
A cache coherent data processing system includes at least first and second coherency domains. The first coherency domain includes a system memory controller for a system memory and a first processing unit having a first cache memory. The second coherency domain includes a second processing unit having a second cache memory. In the first cache memory, a coherency state field associated with a storage location and an address tag is set to a first coherency state. In response to snooping an exclusive access request specifying a target address matching the address tag, the first cache memory provides a first partial response to the exclusive access request based at least in part upon the first coherency state. In response to snooping the exclusive access request, the memory controller determines whether it is responsible for the target address and provides a second partial response to the exclusive access request based at least in part upon an outcome of the determination. At least the first and second partial responses are accumulated to obtain a combined response for the exclusive access request. The combined response includes an indication of whether or not a highest point of coherency and a memory controller of a home system memory for the target address reside within a same coherency domain. The first cache memory updates the coherency state field from the first coherency state to a second coherency state in response to the indication in the combined response.
REFERENCES:
patent: 2006/0179252 (2006-08-01), Cantin et al.
Clark Leo J.
Fields, Jr. James S.
Guthrie Guy L.
Starke William J.
Williams Derek E.
Cardwell Eric S
Dillon & Yudell LLP
Ellis Kevin L
International Business Machines - Corporation
LandOfFree
Data processing system, cache system and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system, cache system and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system, cache system and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4101277