Static information storage and retrieval – Read/write circuit – Serial read/write
Patent
1997-08-04
1999-06-15
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Serial read/write
365233, G11C 1300
Patent
active
059128542
ABSTRACT:
A synchronous random access memory is arranged to be responsive directly to a system clock signal for operating synchronously with the associated microprocessor. The synchronous random access memory is further arranged to either write-in or read out data in a synchronous burst operation or synchronous wrap operation in addition to synchronous random access operations. The synchronous random access memory device may be fabricated as a dynamic storage device or as a static storage device.
REFERENCES:
patent: 4303986 (1981-12-01), Lans
Balistreri Anthony Michael
Guttag Karl M.
Hartigan Joseph P.
Krueger Steven D.
Le Duy-Loan T.
Bassuk Lawrence J.
Donaldson Richard L.
Fears Terrell W.
Rountree Robert N.
Texas Instruments Incorporated
LandOfFree
Data processing system arranged for operating synchronously with does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system arranged for operating synchronously with, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system arranged for operating synchronously with will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-407097