Electrical computers and digital data processing systems: input/ – Interrupt processing
Patent
1997-08-13
2000-03-14
An, Meng-Ai T.
Electrical computers and digital data processing systems: input/
Interrupt processing
710260, 710261, 710262, 711200, 711202, 711210, 712244, G06F 946
Patent
active
060386312
ABSTRACT:
In executing indivisible operations to be executed without being interrupted, pseudo-store instructions PST which do not perform data writing are used to perform a check for the presence or absence in a memory of pages necessary for execution of the indivisible operations. In the event of absence of the necessary pages, the necessary pages are pre-stored in the memory. This prevents the generation of page fault interruptions during the execution of an indivisible operation, thereby enabling the indivisible operation to be implemented on a software basis. A disable interrupt instruction is executed prior to the execution of the indivisible operation as required, and data indicating an address of the disable interrupt instruction is preserved in order to return to the disable interrupt instruction. In the case where an interruption, such as a page fault interruption, which cannot be disabled even in a interrupt disabled state is generated during data processing, processing is resumed from the disable interrupt instruction after the termination of processing for the interruption or an asynchronous interruption, with reference to the address.
REFERENCES:
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4718008 (1988-01-01), Chang et al.
patent: 4868744 (1989-09-01), Reinsch et al.
patent: 5148544 (1992-09-01), Cutler et al.
patent: 5161227 (1992-11-01), Dias et al.
patent: 5218712 (1993-06-01), Cutler et al.
patent: 5237700 (1993-08-01), Johnson
patent: 5307504 (1994-04-01), Robinson et al.
patent: 5483641 (1996-01-01), Jones et al.
patent: 5619704 (1997-04-01), Yagi
patent: 5636366 (1997-06-01), Robinson
Tanenbaum, Andrew S., Structured Computer Organization, 1990, p. 11-13 Prentice-Hall, Inc. (Simon & Schuster), Englewood Cliffs, New Jersey, USA.
Research Disclosure, Apr. 10, 1987, No. 27658, "Prevent Paging While in an Atomic Environment", p. 224.
Research Disclosure, Feb. 10, 1990, No. 31002, "Kernel Critical Section Support for High-Level Language Code", p. 91.
The 18th Annual International Symposium on Computer Architecture, May 1991, Alexander C. Klaiber, et al., "An Architecture for Software-Controlled Data Prefetching", pp. 43-53.
Ishikawa Tadashi
Suzuki Shinichiro
Takeuchi Yoichiro
Uchihori Ikuo
Yagi Takayuki
An Meng-Ai T.
Kabushiki Kaisha Toshiba
Whitmore Stacy
LandOfFree
Data processing system and method using virtual storage system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system and method using virtual storage system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and method using virtual storage system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179627