Data processing system and method

Details Data processing system and method Data processing system and method

2007-01-23

2007-01-23

Lamarre, Guy J. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S800000, C714S801000

Reexamination Certificate

active

10678625

ABSTRACT:
A method for generating at least one error checking code includes creating a modified input data word, including (k+m) bits, by combining an input data word, having n-bits, with at least a previously calculated at least one error checking code, including in-bits, where n≦k, and calculating a first m-bit error checking code from at least a first selected portion of the modified input data word.

REFERENCES:
patent: 4138676 (1979-02-01), Becker et al.
patent: 5428629 (1995-06-01), Gutman et al.
patent: 5719884 (1998-02-01), Roth et al.
patent: 6721919 (2004-04-01), Morioka et al.
patent: 7020123 (2006-03-01), Park et al.
patent: 7028248 (2006-04-01), Chen et al.
Choi et al. A fault-tolerant systolic sorter, IEEE Transactions on Computers, vol. 37, Issue 5, May 1988 pp. 621-624.
Lettieri et al. Data compression in the V.42bis modems, WESCON/94. ‘Idea/Microelectronics’. Conference Record Sep. 27-29, 1994 pp. 398-403.
Gorshe CRC-16 polynomials optimized for applications using self-synchronous scramblers, ICC 2002. IEEE International Conference on Communications vol. 5, Apr. 28-May 2, 2002 pp. 2791-2795 vol. 5.

Affiliated with

Also associated with

Rating

Data processing system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3761944