Data processing system and image processing system

Details Data processing system and image processing system Data processing system and image processing system

2007-08-07

2007-08-07

Butler, Dennis M. (Department: 2115)

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

C713S400000, C713S500000

Reexamination Certificate

active

10897022

ABSTRACT:
A data processor comprising: a bus control circuit adapted to be interfaced with a synchronous DRAM which can be accessed in synchronism with a clock signal; a plurality of data processing modules coupled to said bus control circuit for producing data and addresses for accessing a memory; and a clock driver for feeding intrinsic operation clocks to said data processing modules and for feeding the clock signal for accessing said memory in synchronism with the operations of said data processing modules to be operated by the operation clock signals, to the outside.

REFERENCES:
patent: 4164787 (1979-08-01), Aranguren
patent: 4366539 (1982-12-01), Johnson et al.
patent: 4495569 (1985-01-01), Kagawa
patent: 4523274 (1985-06-01), Fukunaga et al.
patent: 4594657 (1986-06-01), Byrns
patent: 4782462 (1988-11-01), Kaplinsky et al.
patent: 4847809 (1989-07-01), Suzuki
patent: 5008816 (1991-04-01), Fogg et al.
patent: 5019906 (1991-05-01), Wesolowski
patent: 5029124 (1991-07-01), Leahy et al.
patent: 5077686 (1991-12-01), Rubinstein
patent: 5155812 (1992-10-01), Ehlig et al.
patent: 5157775 (1992-10-01), Sanger
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5202962 (1993-04-01), Matsuo et al.
patent: 5294983 (1994-03-01), Ersoz et al.
patent: 5333293 (1994-07-01), Bonella
patent: 5379400 (1995-01-01), Barakat et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5388249 (1995-02-01), Hotta et al.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5511152 (1996-04-01), Lai et al.
patent: 5574876 (1996-11-01), Uchiyama et al.
patent: 5713011 (1998-01-01), Satoh et al.
patent: 5767864 (1998-06-01), Kimura et al.
patent: 5805912 (1998-09-01), Johnson et al.
patent: 5999197 (1999-12-01), Satoh et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 0 030 007 (1980-11-01), None
patent: 0 179 218 (1985-08-01), None
patent: 0 348 113 (1989-06-01), None
patent: 0 440 452 (1991-01-01), None
patent: 0 487 254 (1991-11-01), None
patent: 0 561 370 (1993-03-01), None
patent: 61-261969 (1985-05-01), None
patent: 62-165247 (1987-07-01), None
patent: 63-91766 (1988-04-01), None
patent: 2-21486 (1990-01-01), None
patent: 02-067652 (1990-03-01), None
patent: 03-071483 (1991-03-01), None
patent: 3081881 (1991-04-01), None
patent: 4-175941 (1992-06-01), None
patent: 4-372030 (1992-12-01), None
patent: 5-108538 (1993-04-01), None
patent: 5-120114 (1993-05-01), None
patent: 61-264379 (1993-08-01), None
patent: 06-266748 (1994-09-01), None
patent: 7-105081 (1995-04-01), None
patent: 7-160249 (1995-06-01), None
patent: 2002-132577 (2002-05-01), None
patent: 93/01552 (1993-01-01), None
patent: 94/24628 (1994-10-01), None
Sato, Toshihiko, et al. “Main Memory and Graphics Examples of High-Speed DRAM Applications,” 1993, pp. 24-28.
“Asynchronous Multi-clock Bidirectional Buffer Controller,” IBM Technical Disclosure Bulletin, vol. 24, No. 8, Jan. 1982, Brent, et al.
Electronic Engineering, Oct. 1, 1993, vol. 35, No. 10, pp. 24-31.
Electronic Engineering, Sep. 1, 1993, vol. 35, No. 9, pp. 34-35.
Nikkei Electronics, Mar. 24, 1986, vol. 391, pp. 243-264.

Affiliated with

Also associated with

Rating

Data processing system and image processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system and image processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and image processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3898880