Data processing system

Details Data processing system Data processing system

2007-07-17

2009-08-25

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C709S216000

Reexamination Certificate

active

07581054

ABSTRACT:
In a multiprocessor, one of two local memories can be accessed at a high speed by one of the two processors and also accessed by the other processor. In a multiprocessor, first and second local memories are coupled to first and second processors via first and second local buses. First and second bus bridges are coupled to a system bus and the first and second local buses. First and second bus interface units are coupled to the system bus and the first and second local memories. A high-speed access is made from the first processor to the first local memory via the first local bus. The first local memory is also accessed from the first processor via the first local bus, the first bus bridge, the system bus, and the first and third ports of the second bus interface unit and from the second processor via the second local bus, the second bus bridge, the system bus, and the second and third ports of the first bus interface unit. A high-speed access is made from the second processor to the second local memory via the second local bus. The second local memory is also accessed from the second processor via the second local bus, the second bus bridge, the system bus, and the second and third ports of the first bus interface unit and from the first processor via the first local bus, the first bus bridge, the system bus, and the first and third ports of the second bus interface unit.

REFERENCES:
patent: 6128677 (2000-10-01), Miller et al.
patent: 6446149 (2002-09-01), Moriarty et al.
patent: 6742072 (2004-05-01), Prakash et al.
patent: 7062587 (2006-06-01), Zaidi et al.
patent: 7131020 (2006-10-01), Moll et al.
patent: 7340546 (2008-03-01), Moll et al.
patent: 2004/0059818 (2004-03-01), Snyder et al.
patent: 2006/0036789 (2006-02-01), Lee
patent: 2008/0229006 (2008-09-01), Nsame et al.
Jin Lee et al. “Orthogonalized Communication Architecture for MP-SoC with Global Bus” 2005 Proceedings of the 9thInternational Database Engineering & Application Symposium, pp. 541-545.
Thomas E. Anderson “The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors”, IEEE Transactions on Parallel and Distributed Systems, vol. 1, No. 1, Jan. 1990, pp. 6-16.
Chang Hee Pyoun et al. “The Efficient Bus Arbitration Scheme in Soc Environment”, 2003 Proceedings of the 3rdIEEE International Workshop on System-on-Chip for Real-Time Applications, pp. 311-315.

Affiliated with

Also associated with

Rating

Data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4139480