Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-05-16
2006-05-16
Perveen, Rehana (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S316000
Reexamination Certificate
active
07047342
ABSTRACT:
A data processing structure comprising a plurality of processors ad a data bus for a data communication with a serial data structure. The plurality of processors can be respectively coupled in parallel to the data bus, and a data communication via the data bus with one of the processors, preferably a programming of the processor, is authorized for the same, but is blocked for all of the other processors.
REFERENCES:
patent: 5566320 (1996-10-01), Hubert
patent: 5590284 (1996-12-01), Crosetto
patent: 6397286 (2002-05-01), Chatenever et al.
patent: 6434712 (2002-08-01), Urban et al.
patent: 6606670 (2003-08-01), Stoneking et al.
patent: 6725320 (2004-04-01), Barenys et al.
patent: 6904457 (2005-06-01), Goodman
patent: 2004/0034457 (2004-02-01), Stam et al.
patent: 2004/0100440 (2004-05-01), Levin et al.
Kalker Thomas
Krug Andreas
Bachman & LaPointe P.C.
Perveen Rehana
Spittle Matthew
Wittenstein AG
LandOfFree
Data processing structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3623576