Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1998-01-29
1999-05-25
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
G06F 1206
Patent
active
059078642
ABSTRACT:
A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The central processing unit further contains two auxiliary arithmetic logic units, in parallel with one another, and which are each connected to a set address lines in a memory bus; the two auxiliary arithmetic logic units thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle. A second memory bus is also connected to the on-chip RAM and ROM, and to the peripheral ports, so that access to one of the memory elements via said first memory bus can occur simultaneously with, and independently from, access to another of said memory elements via said second memory bus. The on-chip memory and external memory are all mapped into a single memory address space, which allows simultaneous program and data fetches via the two memory buses, or a program and data fetch during the same cycle using the first time-multiplexed bus.
REFERENCES:
patent: 3810114 (1974-05-01), Yamada et al.
patent: 4093983 (1978-06-01), Masog et al.
patent: 4093984 (1978-06-01), Ono
patent: 4130866 (1978-12-01), Ono
patent: 4263649 (1981-04-01), Lapp, Jr.
patent: 4285039 (1981-08-01), Patterson et al.
patent: 4456965 (1984-06-01), Graber et al.
patent: 4542456 (1985-09-01), Hill
patent: 4627026 (1986-12-01), DiGiugno
patent: 4689738 (1987-08-01), Van Wijh et al.
patent: 4791590 (1988-12-01), Ku et al.
patent: 5010476 (1991-04-01), Davis
Kikuchi et al., Speech Recognition, 1983 IEEE International Solid-State Circuits Conference, pp. 128-129.
Hagiwara et al. Asinge Chip Digital Signal Processor And Its Application To Real-Time Speech Analysis, IEEE, Feb. 1983, pp. 339-343.
Gambe et al, On The Design Of A High-Performance LSI Circuit Digital Signal Processor For Communications, IEEE, Mar. 1985, pp. 357-363.
Hays, et al. "A32-bit VLSI Digital Signal Processor", IEEE, Oct. 1985 pp. 998-1001.
Kaneko, et al, "A50NS Floating-Point Signal Processor VLSI", ICASSP 86 pp. 401-404.
Mori et al., "Architecture Of High-Speed 22-bit Floating-Point Digital Signal Processor," ICASSP 86, pp. 405-408.
T. Nishitani et al., "Advanced Single-Chip Signal Processor", NEC, ICASSP86, pp. 409-412.
Kloher, "The Motorola DSP 56000 Digital Signal Processor," Motorola Dec. 1986 IEEE, pp. 29-37.
Motorola, "DSP56001, 56-bit General Purpose Digital Signal Processor", Motorola, 1986, pp. 1-11.
Leach Jerald Gwyn
Potts James F.
Simar Jr. L. Ray
Bassuk Lawrence J.
Chan Eddie P.
Donaldson Richard L.
Ellis Kevin L.
Texas Instruments Incorporated
LandOfFree
Data processing device with time-multiplexed memory bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing device with time-multiplexed memory bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device with time-multiplexed memory bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-409265