Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2005-03-25
2011-11-08
Alrobaye, Idriss N (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S216000
Reexamination Certificate
active
08055885
ABSTRACT:
A method and apparatus is provided for significantly speeding-up program execution in a data processing device. The data processing device is provided with a specialized instruction region storage section comprising content addressable memory (CAM) and random access memory (RAM) that operatively functions as an instruction sequence reuse table which is capable of registering/storing sequences of program instructions and corresponding instruction sequence output data as input/output (I/O) groups for potential future use in place of re-executing identical portions of program code. The data processing device includes at least one instruction stream processor which includes a computing unit for executing instructions and a dependency relationship analysis unit or “reuse window” unit (RW) that analyzes instruction sequence patterns from regions of instructions stored in a main memory to determine if the patterns can be divided up into smaller partitions that have no interdependencies and hence are potential candidates for reuse.
REFERENCES:
patent: 4943909 (1990-07-01), Huang
patent: 5285527 (1994-02-01), Crick et al.
patent: 5845103 (1998-12-01), Sodani et al.
patent: 5854913 (1998-12-01), Goetz et al.
patent: 6006326 (1999-12-01), Panwar et al.
patent: 6078987 (2000-06-01), Kongetira
patent: 6401196 (2002-06-01), Lee et al.
patent: 6415380 (2002-07-01), Sato
patent: 6640145 (2003-10-01), Hoffberg et al.
patent: 6810474 (2004-10-01), Miki
patent: 2002/0151992 (2002-10-01), Hoffberg et al.
patent: 2002/0152368 (2002-10-01), Nakamura
patent: 2006/0050779 (2006-03-01), Otake
patent: 2008/0250232 (2008-10-01), Nakashima
patent: 11-212788 (1999-08-01), None
patent: 2001-5678 (2001-12-01), None
patent: 2002-312162 (2002-10-01), None
patent: 2002-318688 (2002-10-01), None
patent: 2004-258905 (2004-09-01), None
patent: 2005-284683 (2005-10-01), None
patent: 10-2005-0108343 (2005-11-01), None
patent: 442753 (2001-06-01), None
patent: WO 99/45463 (1999-09-01), None
Yasuhiko Nakashima, et al., “Multilevel Reuse and Parallel Precomputation Based on Dynamic Instruction Analysis”, Article of Journal of Information Processing Society, Computing System, Information Processing Society, Jul. 2003, vol. 44, No. SIG—10 (ACS—2) (20030715), pp. 1-16 (together with its partial English translation).
Notice of Allowance for Japanese Patent Appln. No. 2004-097197 mailed Jan. 20, 2009 with English translation.
International Search Report—Apr. 14, 2005, PCT/JP2005/005591.
“A Speedup Technique with Function level Value Reuse and Parallel Precomputation”.
Yasuhiko Nakajima et al., Information Processing Society of Japan Journal: High Performance Computing System, Sep. 15, 2002; vol. 43, No. SIG6 (HPS 5), pp. 1 to 12.
Taiwanese Notice of Allowance w/partial English translation dated Oct. 26, 2009 (6 pages).
Japanese Office Action w/ partial English translation dated Jul. 13, 2010 (5 pages total).
Yasuhiko Nakashima et al., “A Speedup Technique with Function Level Value Reuse and Parallel Precomputation”, Paper in Symposium on Parallel Processing, 2002, Information Processing Society of Japan, May 29, 2002, vol. 2002, No. 8, pp. 269-276 (w/ partial English translation) (13 pages total).
Katsuya Ogata et al., “A Speedup Technique with Function Level Value Reuse and Parallel Precomputation”, Research Paper for Information Processing Society of Japan, vol. 2002, No. 22, IPSJ SIG Notes, Information Processing Society of Japan, Mar. 8, 2002, vol. 2002, No. 22, pp. 163-168 (w/ partial English translation) (14 pages total).
Tomoaki Tsumura et al., “Fast Reuse Test of the Memory Values on Parallel Early Computation”, Article in Journal of Information Processing Society of Japan, Computing System, vol. 45, No. SIG1 (ACS 4), Information Processing Society of Japan, Jan. 2004, pp. 31-42 (w/ partial English translation) (15 pages total).
Youfeng Wu et al., “Better Exploration of Region-Level Value Locality with Integrated Computation Reuse and Value Prediction”, Microprocessor Research Labs (MRL), Intel Corporation, Santa Clara, CA, pp. 98-108; http://www.intel.com/research/mrl, Jun. 30-Jul. 4, 2001.
Alrobaye Idriss N
Japan Science and Technology Agency
Nixon & Vanderhye P.C.
LandOfFree
Data processing device for implementing instruction reuse,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing device for implementing instruction reuse,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device for implementing instruction reuse,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4273628