Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2007-07-26
2009-06-30
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
Reexamination Certificate
active
07555635
ABSTRACT:
A data processing device has an instruction decoder (1), a control logic unit (3), and ALU (4). The instruction decoder (1) decodes instruction codes of an arithmetic instruction. The control logic unit (3) detects the effective data width of operation data to be processed according to the decode result from the instruction decoder (1) and determines the number of cycles for the instruction execution corresponding to the effective data width. The ALU (4) executes the instruction with the number of cycles of the instruction execution determined by the control logic unit (3).
REFERENCES:
patent: 4958275 (1990-09-01), Yokouchi
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5185870 (1993-02-01), Lenoski
patent: 5220651 (1993-06-01), Larson
patent: 5604876 (1997-02-01), Matsui
patent: 5923862 (1999-07-01), Nguyen et al.
patent: 5948096 (1999-09-01), Ginosar et al.
patent: 6154829 (2000-11-01), Mino et al.
patent: 6170050 (2001-01-01), Koppala et al.
patent: 6173305 (2001-01-01), Poland
patent: 6490669 (2002-12-01), Yabe
patent: 6496924 (2002-12-01), Sakamoto
patent: 6560624 (2003-05-01), Otani et al.
patent: 6622234 (2003-09-01), Pechanek et al.
patent: 7000135 (2006-02-01), Kaneko
patent: 2002/0103991 (2002-08-01), Overkamp et al.
patent: 0 438 961 (1991-07-01), None
patent: 0 919 911 (1999-06-01), None
patent: 2001-34472 (2001-02-01), None
“M32R-Family Mitsubishi Single-Chip Microcomputer Software Manual,” Mitsubishi Electric Corporation, Ver 0.10, Jul. 1, 1998, pp. 2-16-17, 3-34-37 (with translation).
David A. Patterson et al., “Computer Organization & Design: The Hardware/Software Interface,” Nikkei Business Publications, Inc., Apr. 19, 1996, pp. 190-199 (with translation).
John L. Hennessey et al., “Computer Architecture: A Quantitative Approach,” Nikkei Business Publications, Inc., Feb. 18, 1994, pp. 626-631, 666-671 (with translation).
Kondo Hiroyuki
Ohtani Sugako
Buchanan & Ingersoll & Rooney PC
Coleman Eric
Renesas Technology Corp.
LandOfFree
Data processing device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4062774