Electrical computers and digital data processing systems: input/ – Interrupt processing – Programmable interrupt processing
Reexamination Certificate
2011-08-30
2011-08-30
Stiglic, Ryan M (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Programmable interrupt processing
C710S260000, C713S401000
Reexamination Certificate
active
08010726
ABSTRACT:
A data processing apparatus and method for handling interrupts is provided, the apparatus having an interrupt controller operable to receive interrupts generated by a number of interrupt sources, and to determine based on predetermined criteria whether to output an interrupt request signal. A processing unit is provided which is operable upon receipt of the interrupt request signal to perform an interrupt service routine for a selected one of the received interrupts in order to generate an interrupt response for the corresponding interrupt source. Timer logic is also provided which is operable upon receipt of an interrupt generated by an associated interrupt source to produce a timing indication. As a result of this, the processing unit is operable, when performing the interrupt service routine for the interrupt generated by that associated interrupt source, to reference the timer logic in order to obtain the timing indication, and to control a predetermined aspect of the interrupt response in dependence on the timing indication. This has been found to provide a significantly improved technique for handling interrupts from interrupt sources which desire deterministic behavior with regards to the interrupt response.
REFERENCES:
patent: 4636770 (1987-01-01), Jackson
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5708817 (1998-01-01), Ng et al.
patent: 5944840 (1999-08-01), Lever
patent: 6269419 (2001-07-01), Matsuyama
patent: 6298410 (2001-10-01), Jayakumar et al.
patent: 6631434 (2003-10-01), Johnson et al.
patent: 6934783 (2005-08-01), Muller et al.
patent: 2002/0069233 (2002-06-01), Muller et al.
patent: 2004/0236534 (2004-11-01), Wheless et al.
patent: 1 164 483 (2001-12-01), None
patent: 1 182 549 (2002-02-01), None
patent: 2 360 612 (2001-09-01), None
patent: 63014261 (1988-01-01), None
patent: 63-211438 (1988-09-01), None
patent: 6075780 (1994-03-01), None
Ganssle, Jack; “Interrupt Latency”; Embedded.com; Oct. 1, 2001; available online at <http://www.embedded.com>.
Kamp, Poul-Henning; “Raw data: Interrupt latency measurments”; The FreeBSD Project; Jul. 2, 1998; available online at <http://phk.freebsd.dk/pubs/interruptlatency.pdf>.
Japanese Official Action dated Jan. 16, 2009 in corresponding Japanese Application No. 2004-117450.
ARM Limited
Nixon & Vanderhye P.C.
Stiglic Ryan M
LandOfFree
Data processing apparatus and method for handling interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for handling interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for handling interrupts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2790747