Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-09-11
2007-09-11
Dildine, R. Stephen (Department: 2112)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S054000, C714S763000
Reexamination Certificate
active
10912103
ABSTRACT:
The present invention provides a data processing apparatus and method for handling corrupted data values. The method comprises the steps of: a) accessing a data value in a memory within a data processing apparatus; b) initiating processing of the data value within the data processing apparatus; c) whilst at least one of the steps a) and b) are being performed, determining whether the data value accessed is corrupted; and d) when it is determined that the data value is corrupted, disabling an interface used to propagate data values between the data processing apparatus and a device coupled to the data processing apparatus to prevent propagation of a corrupted data value to the device. When a data value is accessed, the data processing apparatus can begin processing of that data value and, hence, the performance of the data processing apparatus is not reduced. If it is determined that the data value which was accessed was corrupted or contains an error then the interface which couples the data processing apparatus with the device is disabled. Disabling the interface effectively quarantines any corrupted data values by preventing them from being propagated to the device. Preventing corrupted data values from being propagated to the device ensures that no change in state can occur in the device as a result of the corrupted data values.
REFERENCES:
patent: 4456996 (1984-06-01), Haas et al.
patent: 4625273 (1986-11-01), Woffinden et al.
patent: 6272651 (2001-08-01), Chin et al.
patent: 6594785 (2003-07-01), Gilbertson et al.
patent: 6968427 (2005-11-01), Yee
patent: 2004/0049713 (2004-03-01), Zhang
patent: 2004/0153735 (2004-08-01), Rust et al.
patent: 2004/0216026 (2004-10-01), Ferraiolo et al.
patent: 2005/0091383 (2005-04-01), Bender et al.
patent: 56-145434 (1981-11-01), None
Somani et al.; A cache error propagation model; Fault-Tolerant Systems, 1997. Proceedings., Pacific Rim International Symposium on; Dec. 15-16, 1997; pp. 15-21.
Baumann, R.; Soft errors in advanced computer systems; IEEE Design & Test of Computers; vol. 22 Issue: 3 May-Jun. 2005; pp. 258-266.
Sridharan et al.; Reducing Data Cache Susceptibility to Soft Errors; Dependable and Secure Computing, IEEE Transactions on; vol. 3 Issue: 4 Oct.-Dec. 2006; pp. 353-364.
ARM Limited
Dildine R. Stephen
LandOfFree
Data processing apparatus and method for handling corrupted... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for handling corrupted..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for handling corrupted... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3764901