Boots – shoes – and leggings
Patent
1993-03-15
1994-11-01
Cosimano, Edward R.
Boots, shoes, and leggings
395650, 3642633, 364DIG1, G06F 1520
Patent
active
053613341
ABSTRACT:
A data processing system having a plurality of processing units (C1, C2), a plurality of memory units (M1, M2) and a communication system providing communication between the processing units and the memory units. The processing units each have a plurality of register sets (R1, R2) allowing them to run a plurality of processes. When a process requires data from memory, which it receives over the communication system, its respective processing unit processes another of its processes until that requires data. Data is transmitted over the communication system, which may be configured as a grid, in the form of packets. The grid is configured from routing devices which include first-in-first-out devices for the buffering of packets. The system facilitates the construction of circuits integrated onto a singel wafter of semiconducting material. Furthermore the grid structure may also be employed as a local area network and computers having a similar architecture may be connected to the network providing a processing facility of considerable power.
REFERENCES:
patent: 3676852 (1972-07-01), Abernathy et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4494188 (1985-01-01), Nakane et al.
patent: 5021947 (1991-06-01), Campbell et al.
patent: 5101488 (1992-03-01), Rosenthal et al.
patent: 5133053 (1992-07-01), Johnson et al.
patent: 5212773 (1993-05-01), Hillis
patent: 5212778 (1993-05-01), Dally et al.
patent: 5218676 (1993-06-01), Ben-Ayed et al.
patent: 5247613 (1993-09-01), Bromley
patent: 5274782 (1993-12-01), Chalasani et al.
Naeini, R. et al., "A Multicomputing Environment," Wescon Proceedings, vol. 29, San Francisco, Nov. 19-22, 1985, pp. 1-13.
Faro, A. et al., "A Multimicrocomputer-based Structure for Computer Networking," IEEE Micro, vol. 5, No. 2, Apr. 1985, pp. 53-66.
Van Tilborg, A. M. et al., "Packet Switching in the Micronet Network Computer," IEEE Transactions on Communications, vol. COM-30, No. 6, Jun., 1982, pp. 1426-1433.
"This CPU Does Floating Point Faster Than Any Two-Chip Set," Electronics, Nov. 27, 1986, pp. 51-55.
Jones, T. et al., "Supercomputer Breaks Price Barrier For Vector Processing," Computer Design, vol. 24, Apr. 1985, pp. 169-176.
Pian, C. K. et al., "Signal Processing Through Macro Data Flow Architecture," Proceedings of the IEEE 1985 National Aerospace and Electronics Conference, Naecon 1985, Dayton Conv. Ctr., pp. 8-16.
Klappholz, D. et al., "Toward A Hybrid Data-Flow/Control-Flow Mind Architecture," Proceedings of the 5th Int'l Conf. on Distributed Computing Systems, May 13-17, 1985, Denver, Colo., pp. 10-15, IEEE, US.
Cosimano Edward R.
Quantel Limited
LandOfFree
Data processing and communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing and communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing and communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807618